

# Indium Phosphide and Related Material Conference 2006

---

InGaAs / InP DHBTs with a 75nm collector, 20nm base  
demonstrating 544 GHz  $f_\tau$ ,  $BV_{CEO} = 3.2V$ , and  $BV_{CBO} = 3.4V$

---

Zach Griffith and Mark J.W. Rodwell  
Department of Electrical and Computer Engineering  
University of California, Santa Barbara, CA, 93106-9560, USA

Xiao-Ming Fang, Dmitri Loubichev, Ying Wu, Joel M. Fastenau, and Amy Liu  
IQE Inc.  
119 Bethlehem, PA 18015, USA

griffith@ece.ucsb.edu, 805-453-8011, 805-893-3262 fax

# High speed HBTs: some standard figures of merit

*Small signal current gain cut-off frequency (from  $H_{21}$ )...*

$$\frac{1}{2\pi f_\tau} = \tau_b + \tau_c + \frac{n k_B T}{q I_c} (C_{je} + C_{bc}) + (R_{ex} + R_c) C_{bc}$$


*Power gain cut-off frequency (from  $U$ )...*

$$f_{\max} \cong \sqrt{\frac{f_\tau}{8\pi R_{bb} C_{cb,i}}}$$

*Collector capacitance charging time when switching...*

$$\tau \propto \frac{C_{cb}}{I_c} \Delta V$$

# Present Status of Fast Transistors



**popular metrics :**

$f_{\tau}$  or  $f_{\max}$  alone

$(f_{\tau} + f_{\max})/2$

$\sqrt{f_{\tau} f_{\max}}$

$(1/f_{\tau} + 1/f_{\max})^{-1}$

**much better metrics :**

power amplifiers :

PAE, associated gain,  
 $\text{mW}/\mu\text{m}$

low noise amplifiers :

$F_{\min}$ , associated gain,

digital :

$f_{clock}$ , hence

$(C_{cb}\Delta V/I_c)$ ,

$(R_{ex}I_c/\Delta V)$ ,


$(R_{bb}I_c/\Delta V)$ ,

$(\tau_b + \tau_c)$

# Bipolar Transistor Scaling Laws & Scaling Roadmaps

**Scaling Laws:**  
design changes required  
to double transistor bandwidth

| key device parameter  | required change  |
|---|------------------|
| collector depletion layer thickness   | decrease 2:1     |
| base thickness  | decrease 1.414:1 |
| emitter junction width  | decrease 4:1     |
| collector junction width  | decrease 4:1     |
| emitter resistance per unit emitter area                                      | decrease 4:1     |
| current density   | increase 4:1     |
| base contact resistivity<br>(if contacts lie above collector junction)        | decrease 4:1     |
| base contact resistivity<br>(if contacts do not lie above collector junction) | unchanged        |






Technology Roadmap through 330 GHz digital clock rate

| Parameter                                  | scaling law      | Gen. 2                           | Gen. 3                            | Gen. 4                          |
|--|------------------|----------------------------------|-----------------------------------|---------------------------------|
| MS-DFF speed                               | $\gamma^1$       | 158 GHz                          | 230 GHz                           | 330 GHz                         |
| Emitter Width                              | $1/\gamma^2$     | 500 nm                           | 250 nm                            | 125 nm                          |
| Resistivity                                | $1/\gamma^2$     | $15 \Omega\text{-}\mu\text{m}^2$ | $7.5 \Omega\text{-}\mu\text{m}^2$ | $5 \Omega\text{-}\mu\text{m}^2$ |
| Base Thickness                             | $1/\gamma^{1/2}$ | 300 Å                            | 250 Å                             | 212 Å                           |
| Doping                                     | $\gamma^0$       | $7 \cdot 10^{19}/\text{cm}^2$    | $7 \cdot 10^{19}/\text{cm}^2$     | $7 \cdot 10^{19}/\text{cm}^2$   |
| Sheet resistance                           | $\gamma^{1/2}$   | 500 Ω                            | 600 Ω                             | 707 Ω                           |
| Contact $\rho$                             | $1/\gamma^{1/2}$ | $20 \Omega\text{-}\mu\text{m}^2$ | $10 \Omega\text{-}\mu\text{m}^2$  | $5 \Omega\text{-}\mu\text{m}^2$ |
| Collector Width                            | $1/\gamma^2$     | 1.1 μm                           | 0.54 μm                           | 0.27 μm                         |
| Thickness                                  | $1/\gamma$       | 1500 Å                           | 1060 Å                            | 750 Å                           |
| Current Density                            | $\gamma^2$       | 5 mA/μm²                         | 10 mA/μm²                         | 20 mA/μm²                       |
| $A_{\text{collector}}/A_{\text{emitter}}$  | $\gamma^0$       | 2.8                              | 2.8                               | 2.8                             |
| $f_\tau$                                   | $\gamma^1$       | 371 GHz                          | 517 GHz                           | 720 GHz                         |
| $f_{\max}$                                 | $\gamma^1$       | 483 GHz                          | 724 GHz                           | 1.06 THz                        |
| $I_E / L_E$                                | $\gamma^0$       | 2.4 mA/μm                        | 2.4 mA/μm                         | 2.4 mA/μm                       |
| $\tau_f$                                   | $1/\gamma$       | 340 fs                           | 250 fs                            | 170 fs                          |
| $C_{cb} / I_c$                             | $1/\gamma$       | 440 fs/V                         | 310 fs/V                          | 220 fs/V                        |
| $C_{cb} \Delta V_{\text{logic}} / I_c$     | $1/\gamma$       | 130 fs                           | 94 fs                             | 66 fs                           |
| $R_{bb} / (\Delta V_{\text{logic}} / I_c)$ | $\gamma^0$       | 0.66                             | 0.51                              | 0.41                            |
| $C_{je} (\Delta V_{\text{logic}} / I_c)$   | $1/\gamma^{3/2}$ | 350 fs                           | 250 fs                            | 180 fs                          |
| $R_{ex} / (\Delta V_{\text{logic}} / I_c)$ | $\gamma^0$       | 0.24                             | 0.24                              | 0.24                            |

**Key scaling challenges**  
emitter & base contact resistivity  
current density → device heating  
collector-base junction width scaling  
& Yield !

key figures of merit  
for logic speed

# DC, RF performance—100 nm collector, 30 nm base



Summary of device parameters—

Average  $\beta \approx 40$ ,  $V_{BR,CEO} = 3.1 \text{ V}$

Emitter contact (from RF extraction),  $R_{cont} \approx 7.8 \Omega \cdot \mu\text{m}^2$


Base (from TLM) :  $R_{sheet} = 629 \Omega/\text{sq}$ ,  $R_{cont} = 6.2 \Omega \cdot \mu\text{m}^2$

Collector (from TLM) :  $R_{sheet} = 12.9 \Omega/\text{sq}$ ,  $R_{cont} = 4.0 \Omega \cdot \mu\text{m}^2$

# Layer structure -- 75 nm collector DHBT

## Objective:



- Thin collector and base for decreased electron transit time
- High  $f_\tau$  device with moderate  $f_{max}$
- Investigate  $J_{max}$  before current blocking in the base-collector grade
- What is the HBT breakdown at this collector scaling node?



| Thickness (nm) | Material                                 | Doping cm <sup>-3</sup>   | Description         |
|----------------|--|---------------------------|---------------------|
| 10             | In <sub>0.85</sub> Ga <sub>0.15</sub> As | 5·10 <sup>19</sup> : Si   | Emitter cap         |
| 15             | In <sub>x</sub> Ga <sub>1-x</sub> As     | > 4·10 <sup>19</sup> : Si | Emitter cap grading |
| 10             | In <sub>0.53</sub> Ga <sub>0.47</sub> As | 4·10 <sup>19</sup> : Si   | Emitter             |
| 70             | InP                                      | 3·10 <sup>19</sup> : Si   | Emitter             |
| 10             | InP                                      | 1·10 <sup>18</sup> : Si   | Emitter             |
| 40             | InP                                      | 8·10 <sup>17</sup> : Si   | Emitter             |
| 20             | InGaAs                                   | 8-6·10 <sup>19</sup> : C  | Base                |
| 10             | In <sub>0.53</sub> Ga <sub>0.47</sub> As | 3·10 <sup>16</sup> : Si   | Setback             |
| 24             | InGaAs / InAlAs                          | 3·10 <sup>16</sup> : Si   | B-C Grade           |
| 3              | InP                                      | 3·10 <sup>18</sup> : Si   | Pulse doping        |
| 38             | InP                                      | 3·10 <sup>16</sup> : Si   | Collector           |
| 5              | InP                                      | 1.5·10 <sup>19</sup> : Si | Sub Collector       |
| 7.5            | In <sub>0.53</sub> Ga <sub>0.47</sub> As | 2·10 <sup>19</sup> : Si   | Sub Collector       |
| 300            | InP                                      | 2·10 <sup>19</sup> : Si   | Sub Collector       |
| Substrate      | Si : InP                                 |                           |                     |

# InP DHBT: 600 nm lithography, 75 nm collector, 20 nm base

## DC characteristics




$$A_{je} = 0.65 \times 4.3 \mu\text{m}^2, I_{b,\text{step}} = 175 \mu\text{A}$$

Average  $\beta \approx 50$ ,  $BV_{CEO} = 3.2 \text{ V}$ ,  $BV_{CBO} = 3.4 \text{ V}$  ( $I_c = 50 \mu\text{A}$ )

Emitter contact (from RF extraction),  $R_{\text{cont}} \approx 8.6 \Omega \cdot \mu\text{m}^2$

Base (from TLM) :  $R_{\text{sheet}} = 805 \Omega/\text{sq}$ ,  $R_{\text{cont}} = 16 \Omega \cdot \mu\text{m}^2$

Collector (from TLM) :  $R_{\text{sheet}} = 12.0 \Omega/\text{sq}$ ,  $R_{\text{cont}} = 4.7 \Omega \cdot \mu\text{m}^2$



## RF characteristics


# Experimental Measurement of Temperature Rise

$$\delta V_{BE}|_{fixed I_c} = \frac{dV_{BE}}{dT} \frac{dT}{dP} \frac{dP}{dV_{CE}} \delta V_{CE} = -\phi \cdot \theta_{JA} \cdot I_c \cdot \delta V_{CE}$$


$$\Rightarrow \theta_{JA} = \frac{dV_{BE}}{dV_{CE}} \Big|_{fixed I_c} \times \frac{1}{I_c \cdot \phi} \approx \frac{\delta V_{BE}}{\delta V_{CE}} \Big|_{fixed I_c} \times \frac{1}{I_c \cdot \phi}$$

...thermal feedback coefficient

$$\phi = 8.40 \cdot 10^{-4} \text{ V/K} \text{ at } J_e = 5.5 \text{ mA}/\mu\text{m}^2$$





Temperature rise calculated by measuring  $I_c$ ,  $\delta V_{CB}$  and  $\delta V_{BE}$



$$100\text{nm collector}, \theta_{JA} = 2.36 + 0.81 \cdot V_{cb} \text{ (K/mW)}$$

# Small signal equivalent circuit and $C_{cb}$ vs bias




- Total forward delay  $(2\pi f_\tau)^{-1} = 0.293 \text{ psec}$
- Base and collector transit time = 0.179 psec
- Delays associated with  $C_{cb}$  account for 77.5 fsec
  - this is ~ 26% of the total delay
- Increased lateral scaling of the HBT footprint required


- No evidence of Kirk effect until 8-9 mA/μm<sup>2</sup> at  $V_{cb} = 0.0V$
- At higher  $J_e$  and  $V_{cb}$ , no  $C_{cb}$  increase until  $J_e > 13 \text{ mA}/\mu\text{m}^2$
- However,  $f_\tau$  and  $f_{\max}$  have decreased at these biases
- Not clear if intervalley scattering or increased temperature are the cause

# High power density operation of 75 nm collector InP HBTs

Type-I DHBT—InGaAs base, InP collector, ternary B-C grading




InP SHBT—InGaAs base and collector



W. Hafez et al., *IEE Letters*, Vol. 39, No. 20, 2003

Type-II DHBT—GaAsSb base, InP collector





B.F. Chu-Kung et al., *IEE Letters*, Vol. 40, No. 20, 2004

- InP SHBTs and InP Type-II DHBTs have yet to demonstrate high power density ( $> 12 \text{ mW}/\mu\text{m}^2$ ) operation at moderate voltages
- InP Type-I DHBTs however can operate within 20% of  $BV_{CEO}$  while dissipating  $\sim 18 \text{ mW}/\mu\text{m}^2$
- What is more important for digital logic?
  - $BV_{CEO}$ , Safe Operating Area (SOA), or both...?

# Common emitter and base breakdown of UCSB InP Type-I DHBTs

Collector thicknesses,  $T_c$



- Breakdown measurements for UCSB InP DHBTs using the same emitter AND collector dimensions
- All HBTs utilize the same device formation techniques and Benzocyclobutene (BCB) passivation



## What have we been doing at UCSB to scale the HBT?


...they include

- New UCSB Nanofab stepper system—GCA Autostep 200
- Updated photoresist processes

# How the HBT footprint has been improved (at 0.6 μm)


Acc.V Spot Magn Det WD Exp  
5.00 kV 3.0 8000x TLD 6.8 1 DHBT19b, r14, no passivation

Old device footprint




Acc.V Spot Magn Det WD Exp  
10.0 kV 3.0 8900x TLD 6.3 1 0.55 um emitter, 1.05 um collector

New device footprint



Improved alignment,  
Semiconductor underneath the base post etched twice


**0.35  $\mu\text{m}$  emitter junction,  $W_c/W_e \sim 2.1$  (similar ratio as old process)**



Note: Emitter metal height ~ 750 nm

Acc.V Spot Magn Det WD Exp | 2  $\mu\text{m}$   
10.0 kV 3.0 9000x TLD 6.3 1 0.35  $\mu\text{m}$  emitter, 0.73  $\mu\text{m}$  collector

# $0.35 \mu\text{m}$ emitter junction, $W_c/W_e \sim 1.8$



Note: Emitter metal height ~ 750 nm

Acc.V Spot Magn Det WD Exp | 2  $\mu\text{m}$   
10.0 kV 3.0 9000x TLD 6.3 1 0.35  $\mu\text{m}$  emitter, 0.63  $\mu\text{m}$  collector

# Conclusion

---

- A record 544 GHz  $f_\tau$  has been demonstrated for an InP DHBT
- The trend in  $C_{cb}$  with bias is consistent for 75nm across a range of bias
- The 20nm base having a nominal doping of  $7 \cdot 10^{19} \text{ C}$  had a hole mobility of  $\sim 55 \text{ cm}^2/\text{V}\cdot\text{sec}$
- The HBT breakdown voltage for this device is similar to the values demonstrated for InP Type-II DHBTs (collector all InP)
- Lateral scaling the HBT footprint is needed...
  - Reduction of  $C_{cb}$  for increased  $f_\tau$
  - Narrow mesa for reduced  $R_{bb}$  and more balanced values of  $f_\tau$  and  $f_{max}$

This work was supported DARPA under the TFAST program, N66001-02-C-8080