Thermal Limitations of InP HBTs in 80- and 160-Gb ICs

lan Harrison, Mattias Dahlstrőm, Sundararajan Krishnan, Zach Griffith, Y. M. Kim, and Mark J. W. Rodwell, *Fellow, IEEE*

Abstract—Bipolar transistor scaling laws indicate that the dissipated power per unit collector—junction area increases in proportion to the square of the transistor bandwidth, increasing to $\sim 10^6~\rm W/cm^2$ for InP heterojunction bipolar transistors (HBTs) designed for 160 Gb/s operation. A verified three-dimensional finite-element thermal model has been used to analyze the thermal resistance of InP in the context of 80 and 160 Gb $^{-1}$ integrated circuits. The simulations show that the maximum temperature in the device can be significantly higher than the experimentally determined base—emitter junction temperature. Devices suitable for 160-Gb/s circuits will be thermally possible if the InGaAs etch-stop or contacting layer is removed from the subcollector.

Index Terms—Heterojunction bipolar transistor (HBTs), indium phosphide (InP), thermal modeling.

I. INTRODUCTION

NTEGRATED circuits for 40 Gb/s applications are becoming commercially available. Two major competing technologies are SiGe heterojunction bipolar transistors (HBTs) and InP HBTs. There are two types of InP HBT. While very high micrometer wave-power gains have been obtained with single HBTs (SHBTs), they suffer from low breakdown voltages and high thermal resistance because of the narrow bandgap InGaAs collector. To overcome these inherent problems, a double HBT (DHBT), which has an InP collector, can be used. Devices of this kind have been reported with a $f_{\rm max}$ in excess of 450 GHz [2], [3]. These results indicate that DHBTs have potential applications in 80 and 160 Gb/s ICs. This is reinforced by recent observations of frequency dividers operating above 80 GHz [4], [5]. As device design is modified for 80–160 Gbits/s applications, the current density within the device will greatly increase, resulting in higher device temperatures. Accurate thermal design is then critical for accurate circuit simulation and reliability studies.

Thermal modeling of HBTs has, to date, centered on power amplifiers [6] where multiple fingers are in close proximity to each other. These studies have concentrated on modeling the heat flow in the substrate using a semi-analytical approach

Manuscript received September 4, 2003; revised January 5, 2004. This work was supported in part by the Royal Academy of Engineering, the Walsin Corporation, and the University of California CORE Program. The review of this paper was arranged by Editor M. Anwar.

I. Harrison is with the Department of Electrical and Electronic Engineering, University of California, Santa Barbara, CA 93106 USA, on leave from the School of Electrical and Electronic Engineering, University of Nottingham, Nottingham, NG7 2RD U.K. (e-mail: ian.harrison@Nottingham.ac.uk).

M. Dahlstrőm, S. Krishnan, Z. Griffith, Y. M. Kim, and M. J. W. Rodwell are with the Department of Electrical and Electronic Engineering, University of California, Santa Barbara, CA 93106 USA.

Digital Object Identifier 10.1109/TED.2004.824686

developed for Si BJTs. [7]. The method does not account for the temperature gradients within the device, which are significant in submicrometer HBTs or for flow of heat through the emitter metallization, which can be high as 20% of the total heat dissipated.

Before InP circuits can be marketed for the 40-Gbit telecommunication market, the device reliability must be assessed, and this has driven an interest in the thermal resistance of InP HBTs[9], [10]. To achieve high bit rates, the collector thickness will be reduced and the devices will be operated at increased current density. This will cause the dissipated power density within the collector to increase, resulting in larger temperatures. Therefore, it is essential that the thermal performance of InP be examined within the context of high-speed digital circuits, and this paper addresses that issue.

II. DEVICE SCALING

To achieve high-speed performance, an increase in the current density will allow a device with a smaller collector–base junction area to be used in the circuit, thereby reducing the collector–base capacitance. However, the current density cannot be increased indefinitely because the electric field at the collector–base metallurgical junction becomes zero caused by the field screening by the injected electrons (Kirk effect). If the collector doping N_D is chosen so that the collector is fully depleted at zero bias current and the applied $V_{\rm CE}$, the maximum current density through the emitter junction is approximately given by

$$J_{\text{max}} = \frac{4\varepsilon v_{\text{sat}} V_{\text{CE}}}{T_C^2} \tag{1}$$

where ε is the dielectric constant of the collector, T_C is the collector thickness, and $V_{\rm sat}$ the saturated electron velocity in the collector [1]. The minimum time required (τ) by the transistor to switch the output voltage by ΔV can be approximated by [1]

$$\tau \approx \frac{C_{cb}\Delta V_L}{I_0} = \frac{A_c}{A_e} \frac{\Delta V_L T_C}{4v_{\text{sat}} V_{\text{CE}}}$$
 (2)

where I_0 is the switched current and is the product of $J_{\rm max}$, given by (1) and the area of the emitter A_E . To obtain the last term of (2), the collector-base junction area is assumed to be A_C . Although the performance of digital circuits requires additional terms [1] and depends significantly on the layout of the circuit, (2) is the dominant term in InP HBT digital circuits. By reducing the collector thickness the switching time can be decreased.

It is instructive to examine the dissipated power density when operating at the limits set by (1). Under normal operating conditions, the difference between the conduction band in the base

and in the subcollector is approximately $V_{\rm CE}$ and so the power dissipated P in the collector is approximately

$$P = A_E \cdot J_{\text{max}} V_{\text{CE}}.$$
 (3)

If the current spreading in the collector is neglected and uniform power dissipation is assumed then the dissipated power density ${\cal P}_D$ is given by

$$P_{\rm D} = \frac{4\varepsilon v_{\rm sat} V_{\rm CE}^2}{T_C^3} = \left(\frac{A_C}{A_E}\right)^2 \frac{\Delta V_L^3}{(4\varepsilon v_{\rm sat})^2 \tau^3}.$$
 (4)

As the thickness of the collector is reduced, the switching time will decrease but at a cost of a significant rise in dissipated power density, which will result in a higher device temperature. An alternative way of reducing the switching time is to increase the current density Kirk limit by increasing $V_{\rm CE}$. Again this is paid for by a larger increase in the power dissipation. Equation (4) can be summarized in terms of scaling laws. Using the nomenclature of [1], the dissipated power density scales as the bandwidth cubed γ^3 because the switching time τ is inversely proportional to the bandwidth. Another parameter of interest is the power dissipated per unit collector area and this scales as γ^2 . One cannot predict directly from (4) the temperature variation with T_C , because the thermal resistance depends on the device geometry and layer structure. Consequently, no scaling law can be given.

III. THERMAL MODEL

The temperature distribution within a device has been determined by using a commercial finite element solver (ANSYS) to solve the static heat diffusion equation

$$\nabla k(x, y, z) \cdot \nabla T = G(x, y, z) \tag{5}$$

where k(x, y, z) is the position dependent thermal conductivity, T the temperature, and G the heat generation function. In solving three-dimensional (3-D) problems, there is a requirement to reduce the number of nodes so that storage limitations are not exceeded and the computational times are acceptable. Using symmetry, the number of nodes can be reduced. There is a natural plane of symmetry along the length of the emitter and if the base contact pad is ignored there is another orthogonal plane of symmetry. In the derivation of (4), it was assumed that the heat generation in the collector depletion region was uniform. This is not the case. The collector of a DHBT normally consists of an InGaAs set back layer and a grading layer, followed by the InP collector. As the electrons leave the base, they experience a large electric field that accelerates them. In this region close to the base, the electrons move quasi-ballistically with little scattering and so there will be little dissipation of heat. In this model, the ballistic transport region is assumed to extend over the whole of the setback and grading layer. The amount of heat dissipated in the internal resistances of the device is small, and is, therefore, neglected in this model.

Thermal conductivity of semiconductors decreases when the temperature is increased and can be modeled using the equation

$$k_T = k_{300} \left(\frac{300}{T}\right)^n. (6)$$

TABLE I
THERMAL CONDUCTIVITIES OF THE MATERIALS USED IN THIS SIMULATION

Material	Values used (Wcm ⁻¹ K ⁻¹)	n	Experimental Range (Wcm ⁻¹ K ⁻¹)	Refs
InP	0.68	1.42	0.68-0.877	[11]
InGaAs	0.048	1.375	0.048-0.061	[12]
Au	3.17	-	3.17	[13]

The thermal conductivity of gold was assumed to be temperature independent.

TABLE II LAYER DIMENSIONS

Label in	Length	Sub-layer	Description	
fig .4	(µm)	length (µm)	•	
Sub	500		Substrate	
SC	0.20		InP sub collector	
ES	0.05		Etch stop layer	
		0.156	•	InP Collector
		0.024		InGaAs/InAlAs Grade
		0.020		InGaAs setback layer
C	0.2		Total Collector thick	ness
В	0.03		InGaAs Base	
		0.12		InP Emitter
		0.04		InGaAs Emitter Cap
Е	0.16		Total Emitter length	

The values of the room temperature thermal conductivity and the exponential term (n), used in this work are shown in Table I. In GaAs, the thermal conductivity reduces with heavy doping and a similar effect will also occur in InP and InGaAs. Unfortunately there is no experimental data for InP or InGaAs to incorporate into the model so the thermal conductivity of heavily doped material is assumed to be 65% of the undoped material. This is the measured reduction in GaAs.

The heat flow in the emitter and emitter metallization will be vertical before flowing in a horizontal direction in the emitter interconnect. Rather than model the layers making up the emitter and emitter metallization separately a composite thermal conductivity was used. This can be found by summing the thermal resistances of each layer. Mathematically, this is given by

$$k_E = \frac{\sum T_i}{\sum T_i k_i} \tag{7}$$

where T_i and k_i are the thickness and thermal conductivity of the ith layer. The collector and base metallizations were also multilayer, however the heat flow in these layers is not significant and so these were modeled using the thermal conductivity of gold.

IV. SIMULATION OF KNOWN DEVICES

Table II gives the layer structure for a recent high-performance device manufactured in our laboratory. A simplified layout is shown in Fig. 1. The polyimide passivation has been neglected because it has a very low thermal conductivity. These devices have a $f_{\rm max}$ in excess of 400 GHz [3]. The temperature profile through the device is shown in Fig. 2. To obtain this plot the input power was set to 10 mW, which was the same power used in the experimental determination of the thermal resistance and so a direct comparison between the two can be made. As expected, there is significant temperature variation through the device. In the center of the device the emitter—base junction temperature rise is 21.0 K but at the edge of the emitter the increase in junction temperature rise is higher (29.5 K). This can also be seen in Fig. 3. This temperature difference




Fig. 1. Simulated device structure used for the verification of the thermal model. (Symmetry allows quarter of the device to be used). All measurements are in micrometers. In order to show the detail, the diagram is not drawn to scale. The thickness of the collector, base and emitter metallization are 0.3, 0.1, and 0.4 μ m. The layer structure is given in Table II.




Fig. 2. Temperature rise profile inside the simulated device when the power dissipation was 10 mW. The lower surface of the substrate was fixed at 300 K. The contours are shown as alternating light and dark gray. The collector is the hottest part of the device. (Inset) Central region magnified.

is caused by the limited size of the emitter interconnect. The emitter interconnect is 2 μ m wide, while the length of the emitter is 8 μ m. So the thermal resistance from the center of the device to the emitter interconnect is less than from the edge of the device to the interconnect. This results in a temperature profile where the edge is hotter than the center. If the emitter interconnect connects to the full length of the emitter contact, then the center of the emitter strip will instead be hotter than its ends [8]. The average temperature rise of the junction is 26.2 K, which corresponds to a thermal resistance of 2620 K/W. This is in good agreement with experimental value 2600 K/W.




Fig. 3. Temperature profile through the center and edge of the device. The different parts of the device are shown at the bottom of the figure and the labels are given in Table II. The power dissipation was 10 mW.

The collector is the hottest part of the device with a temperature 60% higher than the average temperature of the emitter—base junction. The temperature rise will increase the transit time of the electrons traveling through the collector because of the reduction in the saturated velocity ($v_{\rm sat}$). For a 50 K temperature rise, $v_{\rm sat}$ will reduce by 10%. [14]. From (1), this change in $v_{\rm sat}$ will also reduce the Kirk current density limit by the same amount.

In Fig. 3, the temperature through the center of the device and at the edge is shown. There is a large temperature gradient on both sides of the collector caused by the poor thermal conductivity of the InGaAs used in the base and the subcollector etch-stop layers. Reduction of the thickness of the InGaAs etch-stop layers will significantly reduce the temperature of the collector. This will be discussed in Section VI. The observation of the edge of the emitter being hotter than the center needs further investigation by solving both carrier transport and heat diffusion self consistently to take into account the two effects not included in the model used in this work. If the temperature at the edge increases, the current flowing through this part of the device will increase leading to further increases in current and higher power dissipation. Counteracting this positive feedback effect is the parasitic emitter resistance. Any increase in current will increase the voltage drop across the parasitic resistance thereby reducing the base-emitter voltage and, hence, the current.

As the device speed increases, the thickness of the base decreases and the control of the base metallization diffusion becomes important both during manufacture (yield) and during operation (reliability). The diffusion rate increases with temperature. Therefore if the temperature of the base metallization is higher than expected, this may cause the lifetime of the devices to be below the expected value. In some parts of the device, especially near the ends, the base metallization is higher than the average emitter—base junction temperature. For reasons given above this will have an adverse effect on reliability. Improving the heat sinking of the emitter at the edge of the device by increasing the width of the emitter interconnects will reduce the maximum temperature of the base metallization and so improve the reliability. This will slightly increase the parasitic capacitance between the emitter interconnect and the base contact




Fig. 4. Circles: variation of junction temperature. Squares: maximum device temperature. Diamonds: emitter length with the collector thickness.

metal. Circuit simulations using Agilent ADS2001 show that the effect on device performance is minimal.

V. VARIATION OF COLLECTOR THICKNESS

As detailed in the introduction speed improvements can be achieved by reducing the collector thickness. In this section the effect of reducing the collector thickness has been investigated. The structure of the device was similar to that shown in Fig. 1 with the exception of the width of the emitter interconnection which was chosen to be the same as the emitter length.

To generate a ΔV of 300 mV across a 50- Ω load impedance requires a 6-mA bias current, and so, in generating Fig. 4, the current flowing through the device was assumed to be 6 mA with a 50% switching duty cycle. Furthermore, when the device was conducting, $V_{\rm CE}$ was assumed to be 1 V. This equates to an average power dissipation of 3 mW. The length of the emitter was chosen so that the device was operating at the Kirk limit given by (1), and the emitter junction width (Fig. 1) remains constant at 0.5 μ m. The length is also given in Fig. 4. As expected from (4) the operating temperature of the device increases when the collector thickness reduces. The difference between the junction temperature and the maximum temperature also increases. At a collector thickness of 1000 Å the maximum temperature rise is nearly 60 K. For a 100% duty cycle the temperature rise would be approximately 120 K. Clearly this temperature rise is unacceptable. Increasing the width of emitter interconnect to the full length of the emitter contact also reduces the temperature variation along the length of the emitter with the hottest part of the device now, as expected, at the center.

VI. DEVICES FOR 80 AND 160 GBIT/S APPLICATIONS

Results of the previous section show that the operating temperature of the device rapidly increases as the collector thickness is reduced, given that the device is operated at Kirk-effect-limited current density so as to obtain the highest feasible circuit speed. It is therefore important to consider the thermal performance of devices suitably scaled for use in 80 and 160 Gb/s applications. Before these simulations can be performed the key physical parameters for 80 and 160 Gb/s ICs need to be examined. Master-slave latch speed is an important figure of merit because these circuits are heavily used in fiber transceivers. In

TABLE III

ROAD MAP OF KEY DEVICE PARAMETERS FOR 80 GBIT/S AND
160 GBIT/S INP HBT CIRCUITS

Speed	(Gbit/s)	40	80	160
Collector Thickness	(Å)	3000	2000	1000
Collector Doping	(cm ⁻³)	$2 \cdot 10^{16}$	$3 \cdot 10^{16}$	$1 \ 10^{17}$
Base doping	(cm ⁻³)	$4 \ 10^{19}$	$6 \cdot 10^{19}$	$8 \cdot 10^{19}$
Base Sheet resistance	$(\Omega \square)$	750	700	700
Base contact resistance	$(\Omega \mu m^2)$	150	20	10
Base Thickness	(Å)	400	300	250
Base Mesa width	(µm)	3	1.6	0.4
Current Density	$(mA/\mu m^2)$	1	2.3	9.8
Emitter. Junction Width	(µm)	1	0.8	0.2
Emitter Parasitic resistivity	$(\Omega \mu m^2)$	50	20	5
Emitter Length	(µm)	6	3.3	3.2
Predicted MS-DFF	(GHz)	62	125	237
f_{t}	(GHz)	170	260	500
f_{max}	(GHz)	170	440	1000




Fig. 5. Physical device structure used in the assessment of the thermal performance of a current switch. Two lines of symmetry are assumed: one midway between the devices and the second through the middle of the devices so that only half of the emitter is simulated. *V* marks a thermal via connecting the emitter interconnects with the InP substrate. All dimensions are in microns.

conservative system-level designs the maximum clock rate is 1.5 times the operating bit rate. To determine the physical parameters of the devices, stated in Table III, the methodology of [1] was used. The base contact resistance and base sheet resistivity are all consistent with values obtained in our laboratory [3]. The 160 Gb/s devices have a very small base–emitter separation as well as a small base mesa. Devices with dimensions similar to the proposed devices have already been manufactured in the GaAs system. (e.g., [15]). Note that the current densities are 1, 2.3, and 9.8 mA/ μ m² at the three bit rates and this drives the thermal design.

High-speed digital circuits have either emitter coupled or current mode topology. In both of these, a bias current is switched between two transistors of a differential pair. These transistors need to be in close proximity to each other for high speed. The second structure models one of the devices in such a differential pair. Under normal operating conditions the heat dissipation in each device is the same and so there is a line of symmetry, modeled using an adiabatic plane midway between the devices. The simulated structure is shown in Fig. 5.

Table IV gives the temperatures at the base–emitter junction and the maximum temperature with and without the collector etch-stop layer. In calculating the device temperatures, the same assumptions as in the previous section were used and so the total power dissipated in the device was set to 3 mW. The temperature rise for the 40- and 80-Gb/s devices is clearly within acceptable bounds even when the etch-stop layer was used. The 80-Gb/s device would benefit thermally by a reduction in the thickness of the etch-stop layer. With the etch-stop layer the temperature rise in the 160-Gb/s device is 49 K and 23% of the heat flows through the emitter. Under idle conditions, the dissipated power will be doubled and to the first approximation the temperature

TABLE IV
PREDICTED TEMPERATURE RISE

Speed	(Gbit/s)		40	80	160
Predicted MS-DFF	(GHz)		62	125	237
Temperature Rise (Etch Stop)	(K)	Junction	7.5	14.0	28.0
		Maximum	10.0	20.0	49.0
Temperature Rise (No sub collector etch stop)	(K)	Junction	5.5	13.0	12.5
		Maximum	7.5	9.0	20.5

rise will be 98 K. This value is too high for long-term operation of the device. With no etch-stop layer the maximum temperature rise within the device is significantly lower (20.5 K). Under these conditions the flow of heat out of the emitter is reduced to only 0.3 mW (i.e., 10% of the total). Under idle conditions, the temperature rise becomes 41 K, which is acceptable. Note, the etch-stop layer is used to control the base mesa process and so to get a device operating at these low temperatures will require the development of an alternative base mesa process or etch-stop layer. The InGaAs etch-stop layer also provides an additional benefit. The resistance of contacts on n+ InGaAs is smaller than on n+ InP. Therefore, the removal of the etch-stop layer will increase the collector resistance and the effect of this on circuit performance needs to be considered. If no alternative etch-stop layer with high thermal conductivity can be found then the etch process needs to be carefully characterized so that the thickness of the InGaAs etch-stop layer can be minimized whilst maintaining device yield. Our experiments to date at UCSB indicate that 12.5-nm-thick InGaAs layers are effective both to stop the base mesa etch and to provide low-resistance $\sim 20 \ \Omega$ - μ m² collector contacts. For further reductions in HBT thermal resistance, we are presently investigating 5-nm-thick layers.

When driven with a constant base voltage, thermal runaway of the collector current can occur [8]. Independent of the base drive impedance, thermal instability within a multifinger device will result in one emitter finger carrying a large proportion of the current, while thermal instability within a single emitter finger will result in a local concentration of the current density within the emitter finger, usually at the fingers center. Thermal stability [8] is ensured when the stability factor K is less than unity, with K given by

$$K = \frac{\left(\frac{-\partial V_{be}}{\partial T}\right)\Theta \cdot V_{\text{CE}}}{R_{\text{ballast}} + R_{\text{ex}} + \frac{kT}{qI_E}}$$
(8)

where Θ is the device thermal resistance, $(\partial V_{be}/\partial T)$ the rate of change of $V_{\rm be}$ with temperature at constant I_E , and $R_{\rm ex}$ the parasitic emitter resistance. In power HBTs ballast emitter resistances $R_{\rm ballast}$ are often used to stabilize the device. In the devices discussed here, $R_{\rm ex}$ is approximately 8 Ω , which is sufficient for thermal stability at $V_{\rm CE}=1.0$ V used in these simulations.

VII. CONCLUSION

An experimentally validated thermal model of InP HBT has been presented, and has been used to demonstrate that operation of devices for 80- and 160-Gb/s applications are thermally possible. To achieve this, the etch-stop layer in the subcollector

needs to be removed. The parasitic emitter resistance of 8 Ω is sufficient to prevent thermal runaway.

The model also shows that the maximum temperature within the device is higher than the measured value at the emitter—base junction. This observation needs to be taken into account when the reliability of devices is considered.

REFERENCES

- [1] M. J. W. Rodwell, M. Urteaga, Y. Betser, T. Methew, P. Krishnan, D. Scott, S. Jaganathan, D. Mensa, J. Guthrie, P. Pullela, Q. Lee, B. Agarwal, U. Bhattacharya, S. Long, S. C. Martin, and R. P. Smith, "Scaling of InGaAs/INALAL HBTs for high speed mixed-signal and mm-wave ICs," *Int. J. High Speed Electron. Syst.*, vol. 11, pp. 159–215, 2001
- [2] S. Lee, H. J. Kim, M. Urteaga, S. Krishman, Y. Wei, M. Dahlstrőm, and M. Rodwell, "Transferred substrate InP/InGaAs/InP double heterojunction bipolar transistors with $f_{\rm max}=425$ GHz," *Electron. Lett.*, vol. 27, pp. 1096–1098, 2001.
- [3] M. Dahlström, M. Urteaga, S. Krishnan, N. Parthasarathy, M. J. W. Rodwell, X.-M. Fang, D. Lubyshev, Y. Wu, J. M. Fastenau, and W. K. Liu, "Ultra-wideband DHBTs using a graded carbon-doped InGaAs base," in *Proc. IPRM*, Stockholm, Sweden, 2002.
- [4] S. Tsunashima, H. Nakajima, E. Sano, M. Ida, K. Kurishima, N. Wananabe, T. Enoki, and H. Sugahara, "90-GHz operation of a novel dynamic frequency divider using InP/.InGaAs HBTs," in *Proc. Indium Phosphide and Related Materials Conf.*, 2002, pp. 43–46.
- [5] S. Krishnan, Z. Griffith, M. Urteaga, Y. Wei, D. Scott, M. Dahlström, N. Parthasarathy, and M. J. W. Rodwell, "87 GHz frequency dividers in an InP-based mesa DHBT technology," in *Proc. IEEE GaAs IC Symp.*, 2002, pp. 294–296.
- [6] R. Anholt, "Thermal impedances of multi-finger heterojunction bipolar transistors," *Solid State Electron.*, vol. 42, pp. 865–869, 1998.
- [7] R. D. Lindsted and R. J. Surty, "Steady state junction temperature of semiconductor chips," *IEEE Trans. Electron Devices*, vol. ED-40, pp. 41–44, 1972.
- [8] W. Liu, H. F. Chau, and E. Beam, "Thermal properties and thermal instabilities of InP based heterojunction bipolar transistors," *IEEE Trans. Electron Devices*, vol. 43, pp. 338–395, Feb. 1996.
- [9] C. H. Fields, J. Foschaar, and S. Thomas III, "Thermal characterization of 200 GHz Ft InGaAs/InAlAs HBTs," in *Proc. 14th Indium Phosphide* and Related Materials Conf., 2002, pp. 79–82.
- [10] P. C. Grossman, A. Gutierrez-Aitken, E. Kaneshiro, D. Sawdai, and K. Sata, "Characterization and measurement of nonlinear temperature rise and thermal resistance in InP heterojunction bipolar transistors," in *Proc.* 14th Indium Phosphide and Related Materials Conf., 2002, pp. 83–86.
- [11] J. C. Brice, Properties of Indium Phosphide, S. Adachi and J. Brice, Eds. London, U.K.: INSPEC, pp. 20–21.
- [12] S. Adachi, Properties of Latticed-Matched and Strained Indium Gallium Arsenide, P. Bhattacharya, Ed. London, U.K.: INSPEC, pp. 34–39.
- [13] J. F. Shackelford, A. Alexander, and J. S. Park, Eds., CRC Materials Science and Engineering Handbook, 2nd ed. Boca Raton, FL: CRC Press, p. 270.
- [14] R. Quay, C. Moglestue, V. Palankovski, and S. Selberherr, "A temperature dependent model for the saturation velocity in semiconductor materials," *Mater. Sci. Semicond. Processing*, vol. 3, pp. 149–155, 2000.
- [15] T. Oku, K. Hirata, H. Suzuki, K. Ouchi, H. Uchiyama, T. Taniguchi, K. Mochizuki, and T. Nakamura, "Small scale InGaP/GaAs heterojunction bipolar transistors for high speed and low power integrated circuit applications," *Int. J. High Speed Electron. Syst.*, vol. 11, pp. 115–136, 2001.



Ian Harrison received the B.Sc. degree from the University of Nottingham, Nottingham, U.K., and the Ph.D. degree from the University of Manchester, Manchester, U.K.

Since 1987, he has been on the faculty at the University of Nottingham. He spent a year at the University of California, Santa Barbara, CA, where he worked on high-speed digital circuits and devices. He has published extensively on the electrical and optical properties of semiconductors devices and materials.

Dr. Harrison received the Royal Academy of En-

gineering's Engineering Foresight Award in 2001.

Mattias Dahlstrőm received the M.Sc. degree in engineering physics and the Ph.D. degree in photonics from The Royal Institute of Technology (KTH), Stockholm, Sweden.

He is with the University of California, Santa Barbara, CA, further pursuing ultrahigh-speed InP HBTs.

Sundararajan Krishnan received the B.Tech degree in electrical engineering from the Indian Institute of Technology, Madras, India, in 1998.

He is with Prof. Rodwell's group at the University of California, Santa Barbara, where he is involved in the design of high-speed mixed-signal circuits.

Zach Griffith received the B.S. and M.S. degrees in electrical engineering from the University of California, Santa Barbara, in 1999 and 2001, respectively, where he is pursuing the Ph.D. degree.

His primary research includes the design and fabrication of InP-based high-speed digital ICs.

Y. M. Kim received the B.S., M.S., and Ph.D. degrees in physics from Seoul National University, Seoul, Korea.

He joined the Compound Semiconductor Research Laboratories and the National Science Foundation's Nanofabrication Users Network (NNTJN) at the University of California, Santa Barbara, as an Assistant Research Engineer in 2001, where he is involved in the MBE growth and fabrication of metamorphic heterojunction bipolar transistors.

Mark J. W. Rodwell (M'89–SM'99–F'03) received the B.S. degree from the University of Tennessee, Knoxville, in 1980 and the M.S. and Ph.D. degrees from Stanford University, Stanford, CA, in 1982 and 1988, respectively.

He is a Professor and the Director of the Compound Semiconductor Research Laboratories and the National Science Foundation's Nanofabrication Users Network (NNTJN) at the University of California, Santa Barbara. He was with AT&T Bell Laboratories, Whippany, NJ, from 1982 to 1984. His research focuses on very high bandwidth bipolar transistors and multigigahertz bipolar circuit design for mixed-signal applications and fiber-optic transmission. Recent research activities also include bipolar and field-effect transistors in the 6.1-Å material system, microwave power amplifier design, and monolithic transistor circuits operating above 100 GHz.

Dr. Rodwell was the recipient of the 1989 National Science Foundation Presidential Young Investigator Award. His work on GaAs Schottky-diode ICs for subpicosecond/millimeter-wave instrumentation was awarded the 1997 IEEE Microwave Prize.