

Frequency Limits of Bipolar Integrated Circuits

***Mark Rodwell
University of California, Santa Barbara***

Collaborators

*Z. Griffith, E. Lind, V. Paidi, N. Parthasarathy, U. Singiseti
ECE Dept., University of California, Santa Barbara*

*M. Urteaga, R. Pierson, P. Rowell, B. Brar
Rockwell Scientific Company*

Sponsors

*J. Zolper, S. Pappert, M. Rosker
DARPA (TFAST, ABCS, SMART)*

*I. Mack, D. Purdy,
Office of Naval Research*

THz Transistors:


What does this mean ?

What are they for ?


How do we make them ?

What could we do with a THz Transistor ?


High-Resolution Microwave ADCs and DACs




320 Gb/s fiber optics



mm-wave radio: 40+ Gb/s on 250 GHz carrier



340 GHz imaging systems



**Why develop transistors for mm-wave & sub-mm-wave applications ?
→ compact ICs supporting complex high-frequency systems.**

THz Transistors: What does this mean ?

A 1 THz current-gain cutoff frequency (f_τ) alone has little value
a transistor with 1000 GHz f_τ and 100 GHz f_{max}
cannot amplify a 101 GHz signal


RF-ICs & MIMICs need high power-gain cutoff frequency (f_{max})
also need high breakdown
& high safe operating area (power density)

100+ GHz digital also needs
low ($C_{depletion} \Delta V / I$) and low ($I * R_{parasitic} / \Delta V$)

So, how do we make a transistor with
>1 THz f_τ , >1 THz f_{max}
<50 fs $C \Delta V / I$ charging delays
and < 100 mV ($I * R_{parasitic}$) parasitic voltage drops ?

***THz Transistors:
How do we make them ?***

Present Status of Fast III-V Transistors



popular metrics :

- f_t or f_{\max} alone
- $(f_t + f_{\max}) / 2$
- $\sqrt{f_t f_{\max}}$
- $(1/f_t + 1/f_{\max})^{-1}$

much better metrics :

power amplifiers :

PAE, associated gain,
mW/ μ m

low noise amplifiers :

F_{\min} , associated gain,


digital :

f_{clock} , hence
 $(C_{cb} \Delta V / I_c)$,
 $(R_{ex} I_c / \Delta V)$,
 $(R_{bb} I_c / \Delta V)$,
 $(\tau_b + \tau_c)$

Red = manufacturable technology for 10,000- transistor ICs

Bipolar Transistor Scaling Laws

Design changes required to double transistor bandwidth



key device parameter	required change
collector depletion layer thickness	decrease 2:1
base thickness	decrease 1.414:1
emitter junction width	decrease 4:1
collector junction width	decrease 4:1
emitter resistance per unit emitter area	decrease 4:1
current density	increase 4:1
base contact resistivity (if contacts lie above collector junction)	decrease 4:1
base contact resistivity (if contacts do not lie above collector junction)	unchanged

2005: InP DHBTs @ 500 nm Scaling Generation

Target Performance:


400 GHz f_{τ}

500 GHz f_{\max}

150 GHz digital clock rate (static dividers)

250 GHz power amplifiers

emitter: 500 nm width, $15 \Omega \cdot \mu\text{m}^2$ contact resistivity



2006: 250 nm Scaling Generation, 1.414:1 faster

Target Performance:


500 GHz f_{τ}

700 GHz f_{\max}

230 GHz digital clock rate (static dividers)

400 GHz power amplifiers

emitter: 250 nm width, $7.5 \Omega \cdot \mu\text{m}^2$ contact resistivity



125 nm Scaling Generation → almost-THz HBT

Target Performance:


700 GHz f_{τ}

~1000 GHz f_{\max}

330 GHz digital clock rate (static dividers)

600 GHz power amplifiers

emitter: 125 nm width, $5 \Omega \cdot \mu\text{m}^2$ contact resistivity



65 nm Scaling Generation → beyond 1-THz HBT

Target Performance:


1.0 THz f_{τ}

1.7 GHz f_{\max}

450 GHz digital clock rate (static dividers)

1 THz power amplifiers



emitter: 62.5 nm width, $2.5 \Omega \cdot \mu\text{m}^2$ contact resistivity




***THz Transistors:
addressing the key
scaling challenges***

Our HBT Base Contacts Today Use Pd or Pt to Penetrate Oxides

TEM : Lyszczek, Robinson, & Mohney, Penn State
 Sample: Urteaga, RSC



Pt Contact after 4hr 260C Anneal



Pt/Au Contact after 4hr 260C Anneal

Wafer first cleaned in reducing
Pd & Pt react with III-V semiconductor
Penetrate surface oxide
Today provide $5 \Omega\text{-}\mu\text{m}^2$ resistivity (base)
→ investigate better cleaning, alternative reaction metals

Reducing Emitter Resistance: ErAs Emitter Contacts

Material	Lattice constant	mismatch to ErAs	mismatch to ErSb
ErAs	5.7427Å		
ErSb	6.108Å		
GaAs	5.6532Å	-1.6%	-8.0%
InP	5.8687Å	2.1%	-4.0%
GaSb	6.0959Å	5.8%	-0.2%


**Epitaxial semimetal
similar crystal structure to III-V semiconductors
can be grown by MBE**

In-situ contacts → no oxides, no contaminants
Lattice matched → few defect states → no surface Fermi pinning
Thermodynamically stable → little intermixing
Well-controlled (atomic precision) interface

Zimmerman, Gossard & Brown, UCSB

ErAs:
Rocksalt
structure

III-V: Zinc
blend
structure



Q. G. Sheng, J. Appl. Phys. (1993)

A Guivarc'h, J. Appl. Phys. (1994)

*A. Guivarc'h, Electron. Lett.(1989)

**C.J.Palmstrøm Appl. Phys. Lett. (1990)

Temperature Rise Within Transistor & Substrate


For each doubling in digital clock rate

emitter width W_e decreases 4:1


HBT spacing D decreases 2:1

HBT scaling \rightarrow logarithmic temperature increase

$$\Delta T_{InP,1} \cong \frac{P}{\pi K_{InP} L_E} \ln\left(\frac{L_e}{W_e}\right) + \dots$$



Thinning the substrate aggressively allows acceptable substrate temperature rise even at 300 GHz digital clock rate



Temperature Rise Within Package

Assumptions :
 Transistor spacing : $20 \mu\text{m} \cdot (150 \text{ GHz}/f_{\text{clock}})$
 $V_{ce} = 2 \text{ V}$ bias
 1000 transistors/IC
 IC power = $1.5 \times$ (transistor dissipation)

For each doubling in digital clock rate


emitter width W_e decreases 4 : 1

HBT spacing D decreases 2 : 1


→ chip dimensions W_{chip} decrease 2 : 1

Total Package Temperature Rise

$$\Delta T_{\text{package}} \cong \left(\frac{2 + \pi}{2\pi} \right) \frac{P_{\text{chip}}}{K_{\text{Cu}} W_{\text{chip}}}$$




At 3 mA per transistor (100Ω loading)
 acceptable package temperature rise
 with 1000 transistors / IC
 even at 300 GHz digital clock rate.



UCSB DHBTs: 500-600 nm Scaling Generation


1.7 μm base-collector mesa

V Spot Magn Det WD Exp
KV 3.0 6500x TLD 6.8 1
DHBT19b, r14, no passivation
5 μm



1.3 μm base-collector mesa


Acc.V Spot Magn Det WD Exp
5.00 KV 3.0 8000x TLD 6.8 1
DHBT19b, r14, no passivation
2 μm



600 nm emitter width





InP DHBT: 600 nm lithography, 120 nm thick collector, 30 nm thick base



$\beta \approx 40, V_{BR,CEO} = 3.9 \text{ V}.$
 Emitter contact $R_{cont} < 10 \Omega \cdot \mu\text{m}^2$
 Base : $R_{sheet} = 610 \Omega/\text{sq}, R_{cont} = 4.6 \Omega \cdot \mu\text{m}^2$
 Collector : $R_{sheet} = 12.1 \Omega/\text{sq}, R_{cont} = 8.4 \Omega \cdot \mu\text{m}^2$

InP DHBT: 600 nm lithography, 75 nm collector, 20 nm base

DC characteristics





$A_{je} = 0.65 \times 4.3 \mu\text{m}^2$, $I_{b,step} = 175 \mu\text{A}$

Average $\beta \approx 50$, $BV_{CEO} = 3.2$ V, $BV_{CBO} = 3.4$ V ($I_c = 50 \mu\text{A}$)

Emitter contact (from RF extraction), $R_{cont} \approx 8.6 \Omega \cdot \mu\text{m}^2$

Base (from TLM): $R_{sheet} = 805 \Omega/\text{sq}$, $R_{cont} = 16 \Omega \cdot \mu\text{m}^2$


Collector (from TLM): $R_{sheet} = 12.0 \Omega/\text{sq}$, $R_{cont} = 4.7 \Omega \cdot \mu\text{m}^2$







RF characteristics

UCSB / RSC / GCS 150 GHz Static Frequency Dividers

IC design: Z. Griffith, UCSB
 HBT design: RSC / UCSB / GCS
 IC Process / Fabrication: GCS
 Test: UCSB / RSC / Mayo




	units	data current steering	data emitter followers	clock current steering	clock emitter followers
size	μm^2	0.5 x 3.5	0.5 x 4.5	0.5 x 4.5	0.5 x 5.5
current density	$\text{mA}/\mu\text{m}^2$	6.9	4.4	4.4	4.4
C_{cb}/I_c	psec / V	0.59	0.99	0.74	0.86
V_{cb}	V	0.6	0	0.6	1.7
f_τ	GHz	301	260	301	280
f_{max}	GHz	358	268	358	280






175 GHz Amplifiers with 300 GHz f_{max} Mesa DHBTs



V. Paidi, Z. Griffith, M. Dahlström



2 fingers x 0.8 μm x 12 μm , ~ 250 GHz f_t , 300 GHz f_{max} , $V_{br} \sim 7\text{V}$, ~ 3 mA/ μm^2 current density





250 nm scaling generation DHBTs



- 100 % I-line lithography
- Emitter contact resistance reduced 40%: from 8.5 to 5 $\Omega \cdot \mu\text{m}^2$
- Base contact resistance is < 5 $\Omega \cdot \mu\text{m}^2$ --hard to measure
- Recall, 1/8 μm scaling generation needs $\leq 5 \Omega \cdot \mu\text{m}^2$ emitter ρ_c


0.30 μm emitter junction, $W_c/W_e \sim 1.6$



Acc.V Spot Magn Det WD Exp |-----| 2 μm
10.0 kV 3.0 9000x TLD 6.3 1 0.30 μm emitter, 0.47 μm collector

First mm-wave results with 250 nm InP DHBTs

150 nm material
250 nm emitter width



$$f_{\tau} = 420 \text{ GHz}$$

$$f_{max} = 650 \text{ GHz}$$





~6 V breakdown

30 mW/ μm^2 power handling

results submitted postdeadline to 2006 DRC, E. Lind et al

330 GHz Cascode Power Amplifiers In Design

Thin-film microstrip lines
 Output $P_{\text{sat}} = 50 \text{ mW}$ (17 dBm)
 10-dB associated power gain
 use the 650 GHz f_{max} transistors



Frequency Limits of Bipolar Integrated Circuits

Done:

~475 GHz f_t & f_{max}

150 GHz static dividers

160 Gb/s MUX & DMUX (Chalmers/Vitesse)




250 nm results coming very soon.

expect ~200 GHz digital clock rate, 340 GHz amplifiers

THz transistors will come

The approach is scaling.

The limits are contact and thermal resistance.



Performance Parameters for Fast Logic & Mixed-Signal

Gate Delay Determined by :

Depletion capacitance charging through the logic swing

$$\left(\frac{\Delta V_{LOGIC}}{I_C} \right) (C_{cb} + C_{be,depletion})$$

Depletion capacitance charging through the base resistance

$$R_{bb} (C_{cbi} + C_{be,depletion})$$


Supplying base + collector stored charge

through the base resistance

$$R_{bb} (\tau_b + \tau_c) \left(\frac{I_C}{\Delta V_{LOGIC}} \right)$$

The logic swing must be at least

$$\Delta V_{LOGIC} > 4 \cdot \left(\frac{kT}{q} + R_{ex} I_c \right)$$



$(\tau_b + \tau_c)$ typically 10 - 25% of total delay;

Delay not well correlated with f_τ

$(\Delta V_{LOGIC} / I_C) (C_{cb} + C_{be,depl})$ is 55% - 80% of total.


High (I_C / C_{cb}) is a key HBT design objective.

R_{ex} must be very low for low ΔV_{logic} at high J


Design HBTs for fast logic, not for high f_t & f_{max}

Performance Parameters for mm-wave Power

Gain.....under large-signal conditions



Breakdown AND power density



...gain is less than MAG/MSG...

$$P_{\max} = (1/8)(V_{\max} - V_{\min})I_{\max}$$