ModelSim is a verification and simulation tool for VHDL, Verilog,
SystemVerilog, SystemC, and mixed-language designs.
ModelSim programs and tools are available in
/eci/mentor/modeltech/bin on the Linux workstaions in
the ECI computing lab and in /ece/mentor/modeltech on the linux workstations
in ECE research labs.