


# Through-Wafer Vias (TWV) and their Applications in 3 Dimensional Structures.



H.T. Soh, C.P. Yue, A.M. McCarthy, C. Ryu  
T.H. Lee, and C.F. Quate

# Through-Wafer Via (TWV) Technology

## Applications

- Interconnects in circuits.  
(e.g. Low Z connection to ground in mixed signal circuits.)
- 3D packaging.  
(e.g. chip stacking, monolithic packaging of sensors and actuators.)
- Novel 3D electrical and MEMS structures.  
(e.g. 3D integrated inductor.)

## Key Issues

- Via Size must be small.  
(via size must be comparable to a contact pad ~ 30  $\mu\text{m}$  x 30  $\mu\text{m}$ .)
- Low Resistance.  
(vertical connection should have < 100 m $\Omega$  resistance.)
- Compatible with standard semiconductor processing.

# Processing Challenges in TWV.

- Etching of TWV.

High Density Low Pressure (HDLP) RIE using  $\text{SF}_6$  /  $\text{C}_4\text{F}_8$  chemistry at 15 mTorr.

Uses alternating etch / passivation process to achieve high aspect ratios.

Etched 30  $\mu\text{m}$ /side square trenches through 525  $\mu\text{m}$  thick wafer.

Aspect ratio ( ~ 18: 1), etch rate of 2.2  $\mu\text{m}/\text{min}$  ~ 4.5  $\mu\text{m}/\text{min}$ .

- Isolation and Metallization of TWV.

Thermal oxide isolation layer.

Chemical Vapor Deposition (CVD) of Tungsten or Copper with polysilicon sticking layer.


Conformal electroplating of thick Cu for high conductivity applications.

- Double Sided, Conformal Resist Processing.

Can not use standard spin on resists to pattern the metal and protect the metallized vias.


Used Electro-deposited Photoresist for double sided metal patterning.

# Process Flow of TWV:




- a) Photolithography of thick resist.
- b) Through-wafer etching. ( HDLP RIE )
- c) Thermal oxidation and polysilicon deposition. (LPCVD)
- d) CVD metallization (W or Cu) and electro-plating (Cu only).
- e) Electro-deposited resist deposition.
- f) Resist patterning by photo lithography.
- g) Metal and polysilicon etching.
- h) photoresist removal.


# Isolation and Metallization of Deep Trenches



Cross Sectional SEM Micrograph



Top Side



Middle of Wafer

# Double-Sided Lithography using Electro - Deposited Photoresist.


## Requirements:

- Double sided patterning of metal layers while protecting the metal in the vias.


## Electro-Deposited Resist:

- Commercially available Shipley PEPR 2400 resist.
- Conformal coating on both sides of the wafer with no spinning.
- Nominal resist thickness of 3 -10  $\mu\text{m}$ , with patterning resolution of  $\sim 10 \mu\text{m}$ .
- Adheres well to Cu and W surfaces.
- Capable of protecting the metallized TWVs.

Front Side of Wafer




Back Side of Wafer




# Application of TWV: 3 Dimensional Integrated Inductors

## 2 Dimensional Planar Inductor



## 3 Dimensional Inductor




Frequency : 1 - 2 GHz  
Inductance: 1 - 10 nH  
Quality Factor: 3 - 10


$$Q_{inductor} \propto \frac{w \cdot L_{series}}{R_{series}}$$

# 3 Dimensional Integrated Inductor

## Optical Micrographs




Front side of wafer





Back side of wafer


## 3D Rendering of 2-turn inductor



# RF Performance of 3D inductors



# RF Performance of 3D inductors



- $Q_{\max} = 18.5$  @ 900 MHz (1 turn inductor)
- $Q > 10$  @ 300 MHz
- Low series resistance ( 100 m $\Omega$  for 1 turn inductor)
- Performance is limited by the high permittivity and low resistivity of the silicon substrate.

# Conclusions:

- ◆ Developed TWV Technology.
  - High Vertical Wiring Density (30  $\mu\text{m}$  via size).
  - Ultra Low Resistance ( $> 50 \text{ m}\Omega$  resistance / vertical connection).
- ◆ Fabricated Integrated, 3D Inductor on Silicon using TWV Technology.
  - Maximum Q of 18.5 @ 900 MHz.
  - $Q > 10$  at 300 MHz.
- ◆ Future Work.
  - High density packaging by chip stacking.
  - High Q inductors for low frequency applications (micro-NMR).
  - Monolithic packaging of sensors and actuators.

# Acknowledgments

- This work was supported by NSF and ONR / JSEP.
- Authors thank V. Malba and C. Harvey at Lawrence Livermore National Laboratory (LLNL)
- Authors thank Prof. S.S. Wong, and the staff of Center for Integrated Systems (CIS) at Stanford University.