
Pleasant Sevices in Computer Science

Introduction to Parallel Processing


Algorithms and Architectures



Behrooz Parhami

Part II" Circuit-Level Parallelism

	Part I: Fundamental Concepts	Background and Motivation Complexity and Models	 Introduction to Parallelism A Taste of Parallel Algorithms Parallel Algorithm Complexity Models of Parallel Processing 	
Architectural Variations	Part II″ Circuit-Level Parallelism	Sorting and Searching	7. Sorting and Selection Networks 8A. Search Acceleration Circuits	
		Numerical Computations	6B. Arithmetic and Counting Circuits 6C. Fourier Transform Circuits	
	Part III: Mesh-Based Architectures	Data Movement on 2D Arrays	9. Sorting on a 2D Mesh or Torus 10. Routing on a 2D Mesh or Torus	
		Mesh Algorithms and Variants	11. Numerical 2D Mesh Algorithms 12. Other Mesh-Related Architectures	
	Part IV: Low-Diameter Architectures	The Hypercube Architecture	13. Hypercubes and Their Algorithms 14. Sorting and Routing on Hypercubes 15. Other Hypercubic Architectures 16. A Sampler of Other Networks	
		Hypercubic and Other Networks		
	Part V: Some Broad Topics	Coordination and Data Access	17. Emulation and Scheduling 18. Data Storage, Input, and Output	
		Robustness and Ease of Use	19. Reliable Parallel Processing 20. System and Software Issues	
	Part VI: Implementation Aspects	Control-Parallel Systems	21. Shared-Memory MIMD Machines 22. Message-Passing MIMD Machines	
		Data Parallelism and Conclusion	23. Data-Parallel SIMD Machines 24. Past, Present, and Future	





Winter 2021

About This Presentation

This presentation is intended to support the use of the textbook *Introduction to Parallel Processing: Algorithms and Architectures* (Plenum Press, 1999, ISBN 0-306-45970-1). It was prepared by the author in connection with teaching the graduate-level course ECE 254B: Advanced Computer Architecture: Parallel Processing, at the University of California, Santa Barbara. Instructors can use these slides in classroom teaching and for other educational purposes. Any other use is strictly prohibited. © Behrooz Parhami

Edition	Released	Revised	Revised	Revised
First	Spring 2005	Spring 2006	Fall 2008	Fall 2010
		Winter 2013	Winter 2014	Winter 2016
		Winter 2019	Winter 2020	Winter 2021





II" Circuit-Level Parallelism

Circuit-level specs: most realistic parallel computation model

- Concrete circuit model; incorporates hardware details
- Allows realistic speed and cost comparisons
- Useful for stand-alone systems or acceleration units

Topics in This Part

Chapter 7 Sorting and Selection Networks

Chapter 8A Search Acceleration Circuits

Chapter 8B Arithmetic and Counting Circuits

Chapter 8C Fourier Transform Circuits





7 Sorting and Selection Networks

Become familiar with the circuit model of parallel processing:


- Go from algorithm to architecture, not vice versa
- Use a familiar problem to study various trade-offs

Topics in This Chapter		
7.1	What is a Sorting Network?	
7.2	Figures of Merit for Sorting Networks	
7.3	Design of Sorting Networks	
7.4	Batcher Sorting Networks	
7.5	Other Classes of Sorting Networks	
7.6	Selection Networks	






7.1 What is a Sorting Network?



Building Blocks for Sorting Networks



Winter 2021



Parallel Processing, Circuit-Level Parallelism



Proving a Sorting Network Correct




Fig. 7.4 Block diagram and schematic representation of a 4-sorter.

Method 1: Exhaustive test – Try all *n*! possible input orders

Method 2: Ad hoc proof – for the example above, note that y_0 is smallest, y_3 is largest, and the last comparator sorts the other two outputs

Method 3: Use the zero-one principle – A comparison-based sorting algorithm is correct iff it correctly sorts all 0-1 sequences (2^n tests)






Parallel Processing, Circuit-Level Parallelism



Elaboration on the Zero-One Principle



Deriving a 0-1 sequence that is not correctly sorted, given an arbitrary sequence that is not correctly sorted.

Let outputs y_i and y_{i+1} be out of order, that is $y_i > y_{i+1}$

Replace inputs that are strictly less than y_i with 0s and all others with 1s

The resulting 0-1 sequence will not be correctly sorted either

Winter 2021



Parallel Processing, Circuit-Level Parallelism



7.2 Figures of Merit for Sorting Networks

Cost: Number of comparators


Delay: Number of levels

In the following example, we have 5 comparators

The following 4-sorter has 3 comparator levels on its critical path

Cost × **Delay**

The cost-delay product for this example is 15






Fig. 7.4 Block diagram and schematic representation of a 4-sorter.

Winter 2021




Parallel Processing, Circuit-Level Parallelism




Cost as a Figure of Merit

Optimal size is known for *n* = 1 to 8: 0, 1, 3, 5, 9, 12, 16, 19




Delay as a Figure of Merit

Optimal delay is known for *n* = 1 to 10: 0, 1, 3, 3, 5, 5, 6, 6, 7, 7



Best Sorting Networks Known



References:

[10] Codish, Michael, Luis Cruz-Filipe, Thorsten Ehlers, Mike Müller, and Peter Schneider-Kamp, "Sorting Networks: To the End and Back Again," 2015, arXiv:1507.01428

[11] Codish, Michael, Luis Cruz-Filipe, Michael Frank, and Peter Schneider-Kamp, "Twenty-Five Comparators is Optimal when Sorting Nine Inputs (and Twenty-Nine for Ten)," *Proc. Int'l Conf. Tools with AI*, pp. 186-193, 2014. arXiv:1405.5754

The problem of determining whether a given candidate network is a sorting network is co-NP-complete

[13] Parberry, Ian, On the Computational Complexity of Optimal Sorting Network Verification, *Proc. PARLE '91: Parallel Architectures and Languages Europe*, Volume I: Parallel Architectures and Algorithms, 1991, pp. 252-269.


Winter 2021



Parallel Processing, Circuit-Level Parallelism



Cost-Delay Product as a Figure of Merit



The most cost-effective *n*-sorter may be neither the fastest design, nor the lowest-cost design





Parallel Processing, Circuit-Level Parallelism



7.3 Design of Sorting Networks




Fig. 7.7 Brick-wall 6-sorter based on odd-even transposition.





Parallel Processing, Circuit-Level Parallelism



Insertion Sort and Selection Sort




Fig. 7.8 Sorting network based on insertion sort or selection sort.


Winter 2021



Parallel Processing, Circuit-Level Parallelism



Theoretically Optimal Sorting Networks



Unfortunately, AKS networks are not practical owing to large (4-digit) constant factors involved; improvements since 1983 not enough

Winter 2021



Parallel Processing, Circuit-Level Parallelism



7.4 Batcher Sorting Networks




Fig. 7.9 Batcher's even-odd merging network for 4 + 7 inputs.


Winter 2021



Parallel Processing, Circuit-Level Parallelism



Proof of Batcher's Even-Odd Merge



Batcher's Even-Odd Merge Sorting




Fig. 7.10 The recursive structure of Batcher's evenodd merge sorting network.

Batcher's
$$(m, m)$$
 even-odd merger,
for m a power of 2:
$$C(m) = 2C(m/2) + m - 1$$
$$= (m-1) + 2(m/2 - 1) + 4(m/4 - 1) + \dots$$
$$= m \log_2 m + 1$$
$$D(m) = D(m/2) + 1 = \log_2 m + 1$$
$$Cost \times Delay = \Theta(m \log^2 m)$$

Batcher sorting networks based on the even-odd merge technique:

$$C(n) = 2C(n/2) + (n/2)(\log_2(n/2)) + 1$$

$$\cong n(\log_2 n)^2/2$$

$$D(n) = D(n/2) + \log_2(n/2) + 1$$

= $D(n/2) + \log_2 n$
= $\log_2 n (\log_2 n + 1)/2$

 $\operatorname{Cost} \times \operatorname{Delay} = \Theta(n \log^4 n)$


Parallel Processing, Circuit-Level Parallelism









Example Batcher's Even-Odd 8-Sorter



Bitonic-Sequence Sorter



Batcher's Bitonic Sorting Networks



Winter 2021



Parallel Processing, Circuit-Level Parallelism



7.5 Other Classes of Sorting Networks




Fig. 7.14 Periodic balanced sorting network for eight inputs.

Desirable properties:

a. Regular / modular (easier VLSI layout).


b. Simpler circuits via reusing the blocks

c. With an extra block tolerates some faults (missed exchanges)

d. With 2 extra blocks provides tolerance to single faults (a missed or incorrect exchange)

e. Multiple passes through faulty network (graceful degradation)

f. Single-block design becomes fault-tolerant by using an extra stage






Parallel Processing, Circuit-Level Parallelism



Shearsort-Based Sorting Networks (1)





Parallel Processing, Circuit-Level Parallelism



Shearsort-Based Sorting Networks (2)




Fig. 7.16 Design of an 8-sorter based on shearsort on 2×4 mesh.


Winter 2021



Parallel Processing, Circuit-Level Parallelism



7.6 Selection Networks



Deriving an (8, 3)-selector from Batcher's even-odd merge 8-sorter.





Parallel Processing, Circuit-Level Parallelism




Categories of Selection Networks

Unfortunately we know even less about selection networks than we do about sorting networks.


One can define three selection problems [Knut81]:

- I. Select the *k* smallest values; present in sorted order
- II. Select *k*th smallest value
- III. Select the *k* smallest values; present in any order

Circuit and time complexity: (I) hardest, (III) easiest



Type-III Selection Networks



Winter 2021



Parallel Processing, Circuit-Level Parallelism



Classifier Networks

Classifiers: Selectors that separate the smaller half of values from the larger half



Use of classifiers for building sorting networks



Problem: Given $O(\log n)$ -time and $O(n \log n)$ -cost *n*-classifier designs, what are the delay and cost of the resulting sorting network?

Winter 2021



Parallel Processing, Circuit-Level Parallelism



8A Search Acceleration Circuits

Much of sorting is done to facilitate/accelerate searching

- Simple search can be speeded up via special circuits
- More complicated searches: range, approximate-match

Topics in This Chapter		
8A.1	Systolic Priority Queues	
8A.2	Searching and Dictionary Operations	
8A.3	Tree-Structured Dictionary Machines	
8A.4	Associative Memories	
8A.5	Associative Processors	
8A.6	VLSI Trade-offs in Search Processors	






8A.1 Systolic Priority Queues

Problem: We want to maintain a large list of keys, so that we can add new keys into it (insert operation) and obtain the smallest key (extract operation) whenever desired.

Unsorted list: Constant-time insertion / Linear-time extraction


Sorted list: Linear-time insertion / Constant-time extraction

Can both insert and extract operations (priority-queue operations) be performed in constant time, independent of the size of the list?



First Attempt: Via a Linear-Array Sorter


Insertion of new keys and read-out of the smallest key value can be done in constant time, but the "hole" created by the extracted value cannot be filled in constant time




Winter 2021



Parallel Processing, Circuit-Level Parallelism



Systolic Data Structures



8A.2 Searching and Dictionary Operations

Parallel (p + 1)-ary search on PRAM $log_{p+1}(n + 1)$ $= log_2(n + 1) / log_2(p + 1)$ $= \Theta(log n / log p) steps$


Speedup $\cong \log p$

Optimal: no comparison-based search algorithm can be faster

A single search in a sorted list can't be significantly speeded up through parallel processing, but all hope is not lost:

Dynamic data (sorting overhead)

Batch searching (multiple lookups)



Winter 2021



Parallel Processing, Circuit-Level Parallelism

Parti

Dictionary Operations

Basic dictionary operations: record keys $x_0, x_1, \ldots, x_{n-1}$		
search(y)	Find record with key y; return its associated data	
insert(y, z)	Augment list with a record: key = y, data = z	
delete(y)	Remove record with key y; return its associated data	

Some or all of the following operations might also be of interest:

findmin	Find record with smallest key; return data
findmax	Find record with largest key; return data
findmed	Find record with median key; return data
findbest(y)	Find record with key "nearest" to y
findnext(y)	Find record whose key is right after y in sorted order
findprev(y)	Find record whose key is right before y in sorted order
extractmin	Remove record(s) with min key; return data
extractmax	Remove record(s) with max key; return data
extractmed	Remove record(s) with median key value; return data

Priority queue operations: *findmin*, *extractmin* (or *findmax*, *extractmax*)

Winter 2021



Parallel Processing, Circuit-Level Parallelism



8A.3 Tree-Structured Dictionary Machines




Fig. 8.1 A tree-structured dictionary machine.



Parallel Processing, Circuit-Level Parallelism

Combining in the triangular nodes

search(y): Pass OR
of match signals &
data from "yes" side

findmin / findmax: Pass smaller / larger of two keys & data

findmed: Not supported here

findbest(y): Pass the larger of two match-degree indicators along with associated record



Insertion and Deletion in the Tree Machine




Figure 8.2 Tree machine storing 5 records and containing 3 free slots.

Winter 2021




Parallel Processing, Circuit-Level Parallelism




Physical Realization of a Tree Machine

Tree machine in folded form



VLSI Layout of a Tree

H-tree layout (used, e.g., for clock distribution network in high-performance microchips)





Parallel Processing, Circuit-Level Parallelism



8A.4 Associative Memories

Associative or content-addressable memories (AMs, CAMs) Binary (BCAM) vs. ternary (TCAM)




Image source: http://www.pagiamtzis.com/cam/camintro.html

Mismatch in cell connects the match line (*ml*) to ground If all cells in the word match the input pattern, a word match is indicated

Winter 2021



Parallel Processing, Circuit-Level Parallelism



Word Match Circuitry

The match line is precharged and then pulled down by any mismatch




Image source: http://www.pagiamtzis.com/cam/camintro.html

Note that each CAM cell is nearly twice as complex as an SRAM cell More transistors, more wires

Winter 2021



Parallel Processing, Circuit-Level Parallelism



CAM Array Operation




Image source: http://www.pagiamtzis.com/cam/camintro.html



Parallel Processing, Circuit-Level Parallelism



Current CAM Applications

Packet forwarding

Routing tables specify the path to be taken by matching an incoming destination address with stored address prefixes Prefixes must be stored in order of decreasing length (difficult updating)

Packet classification

Determine packet category based on information in multiple fields Different classes of packets may be treated differently

Associative caches / TLBs

Main processor caches are usually not fully associative (too large) Smaller specialized caches and TLBs benefit from full associativity

Data compression

Frequently used substrings are identified and replaced by short codes Substring matching is accelerated by CAM



Parallel Processing, Circuit-Level Parallelism



History of Associative Processing

Associative memory

Parallel masked search of all words Bit-serial implementation with RAM

Associative processor Add more processing logic to PEs




Table 4.1Entering the second half-century of associative processing

Decade	Events and Advances	Technology	Performance
1940s 1950s	Formulation of need & concept Emergence of cell technologies	Relays Magnetic, Cryogenic	Mega-bit-OPS
1960s	Introduction of basic architectures	Transistors	-
1970s	Commercialization & applications	ICs	Giga-bit-OPS
1980s	Focus on system/software issues	VLSI	Tera-bit-OPS
1990s	Scalable & flexible architectures	ULSI, WSI	Peta-bit-OPS

Winter 2021



Parallel Processing, Circuit-Level Parallelism



8A.5 Associative Processors

Associative or content-addressable memories/processors constituted early forms of SIMD parallel processing




Fig. 23.1 Functional view of an associative memory/processor.

Winter 2021



Search Functions in Associative Devices

Exact match: Locating data based on partial knowledge of contents *Inexact match:* Finding numerically or logically proximate values *Membership:* Identifying all members of a specified set *Relational:* Determining values that are less than, less than or equal, etc. Interval: Marking items that are between or outside given limits *Extrema:* Finding the maximum, minimum, next higher, or next lower *Rank-based:* Selecting *k*th or *k* largest/smallest elements Ordered retrieval: Repeated max- or min-finding with elimination (sorting)

Winter 2021



Parallel Processing, Circuit-Level Parallelism



Classification of Associative Devices

Handling of bits within words

		Parallel	Serial
Handling	Parallel	WPBP: Fully parallel	WPBS: Bit- serial
of words	Serial	WSBP: Word- serial	WSBS: Fully serial




Parallel Processing, Circuit-Level Parallelism



WSBP: Word-Serial Associative Devices


Strictly speaking, this is not a parallel processor, but with superhigh-speed shift registers and deeply pipelined processing logic, it behaves like one



WPBS: Bit-Serial Associative Devices

One bit of every word is processed in one device cycle

Advantages:1. Can be implemented with conventional memory2. Easy to add other capabilities beyond search




Example: Adding field A to field B in every word, storing the sum in field S

Loop:

Read next bit slice of A Read next bit slice of B (carry from previous slice is in PE flag C) Find sum bits; store in next bit slice of S Find new carries; store in PE flag Endloop








Goodyear STARAN Associative Processor

First computer based on associative memory (1972)

Aimed at air traffic control applications

Aircraft conflict detection is an $O(n^2)$ operation

AM can do it in O(*n*) time






Parallel Processing, Circuit-Level Parallelism





Flip Network Permutations in the Goodyear STARAN


The 256 bits in a bit-slice could be routed to 256 PEs in different arrangements (permutations)




Figs. in this slide from J. Potter, "The STARAN Architecture and Its Applications ...," 1978 NCC








SHIFT OF 1 MOD 256






Winter 2021




Parallel Processing, Circuit-Level Parallelism



Distributed Array Processor (DAP)





8A.6 VLSI Trade-offs in Search Processors

This section has not been written yet

References:

[Parh90] B. Parhami, "Massively Parallel Search Processors: History and Modern Trends," *Proc. 4th Int'l Parallel Processing Symp.*, pp. 91-104, 1990.

[Parh91] B. Parhami, "Scalable Architectures for VLSI-Based Associative Memories," in *Parallel Architectures*, ed. by N. Rishe, S. Navathe, and D. Tal, IEEE Computer Society Press, 1991, pp. 181-200.



Parallel Processing, Circuit-Level Parallelism



8B Arithmetic and Counting Circuits

Many parallel processing techniques originate from, or find applications in, designing high-speed arithmetic circuits


- Counting, addition/subtraction, multiplication, division
- Limits on performance and various VLSI trade-offs

Topics in This Chapter			
8B.1	Basic Addition and Counting		
8B.2	Circuits for Parallel Counting		
8B.3	Addition as a Prefix Computation		
8B.4	Parallel Prefix Networks		
8B.5	Multiplication and Squaring Circuits		
8B.6	Division and Square-Rooting Circuits		






8B.1 Basic Addition and Counting




Constant-Time Counters


Any fast adder design can be specialized and optimized to yield a fast counter (carry-lookahead, carry-skip, etc.)

One can use redundant representation to build a constant-time counter, but a conversion penalty must be paid during read-out





Recursive Construction of Parallel Counters




Winter 2021




Parallel Processing, Circuit-Level Parallelism



Accumulative Parallel Counters




Threshold Counting Networks




At-least-*l*-out-of-*n* threshold counting network built from a multiplexer and two smaller threshold counting networks


Recursively-built 5-out-of-9 voter




Parallel Processing, Circuit-Level Parallelism







Sequential time with one processor is O(n)Simple pipelining does not help



Improving the Performance with Pipelining

Ignoring pipelining overhead, it appears that we have achieved a speedup of 4 with 3 "processors." Can you explain this anomaly? (Problem 8.6a)




Fig. 8.5 High-throughput prefix computation using a pipelined function unit.

Winter 2021



Parallel Processing, Circuit-Level Parallelism



Carry Determination as a Prefix Computation




Fig. 5.15 (ripple-carry network) superimposed on Fig. 5.14 (generic adder).



Parallel Processing, Circuit-Level Parallelism



8B.4 Parallel Prefix Networks




Fig. 8.6 Prefix sum network built of one n/2-input network and n - 1 adders.


Winter 2021



Parallel Processing, Circuit-Level Parallelism



Example of Brent-Kung Parallel Prefix Network



Another Divide-and-Conquer Design

Ladner-Fischer construction




Fig. 8.7 Prefix sum network built of two *n*/2-input networks and *n*/2 adders.

Winter 2021



Parallel Processing, Circuit-Level Parallelism



Example of Kogge-Stone Parallel Prefix Network




Fig. 8.9 Kogge-Stone parallel prefix graph for n = 16.


Winter 2021



Parallel Processing, Circuit-Level Parallelism



Comparison and Hybrid Parallel Prefix Networks




Linear-Cost, Optimal Ladner-Fischer Networks

Define a type-x parallel prefix network as one that: Produces the leftmost output in optimal $\log_2 n$ time Yields all other outputs with at most x additional delay

Note that even the Brent-Kung network produces the leftmost output in optimal time

We are interested in building a type-0 overall network, but can use type-x networks (x > 0) as component parts




Recursive construction of the fastest possible parallel prefix network (type-0)



Parallel Processing, Circuit-Level Parallelism




Examples of Type-0, 1, 2 Parallel Prefix Networks



8B.5 Multiplication and Squaring Circuits

Notation for our discussion of multiplication algorithms:






Fig. 9.1 (in Computer Arithmetic) Multiplication of 4-bit binary numbers.

Winter 2021



Parallel Processing, Circuit-Level Parallelism



Divide-and-Conquer (Recursive) Multipliers

Building wide multiplier from narrower ones




Fig. 12.1 (in *Computer Arithmetic*) Divide-and-conquer (recursive) strategy for synthesizing a $2b \times 2b$ multiplier from $b \times b$ multipliers.

Winter 2021



Parallel Processing, Circuit-Level Parallelism



 $C(k) = 4C(k/2) + O(k) = O(k^2)$


 $T(k) = T(k/2) + O(\log k) = O(\log^2 k)$

(Anatoly) Karatsuba Multiplication

 $2b \times 2b$ multiplication requires four $b \times b$ multiplications:

$$(2^{b}a_{H} + a_{L}) \times (2^{b}x_{H} + x_{L}) = 2^{2b}a_{H}x_{H} + 2^{b}(a_{H}x_{L} + a_{L}x_{H}) + a_{L}x_{L}$$

Karatsuba noted that one of the four multiplications can be removed at the expense of introducing a few additions:



Winter 2021




Parallel Processing, Circuit-Level Parallelism



Divide-and-Conquer Squarers

Building wide squarers from narrower ones



Divide-and-conquer (recursive) strategy for synthesizing a $2b \times 2b$ squarer from $b \times b$ squarers and multiplier.





Parallel Processing, Circuit-Level Parallelism



VLSI Complexity Issues and Bounds

Any VLSI circuit computing the product of two *k*-bit integers must satisfy the following constraints:

- AT grows at least as fast as $k^{3/2}$
- AT^2 is at least proportional to k^2

Array multipliers: $O(k^2)$ gate count and area, O(k) time

$$AT = O(k^3) \qquad AT^2 = O(k^4)$$

Simple recursive multipliers: $O(k^2)$ gate count, $O(\log^2 k)$ time

 $AT = O(k^2 \log^2 k)$? $AT^2 = O(k^2 \log^4 k)$?

Karatsuba multipliers: $O(k^{1.585})$ gate count, $O(\log^2 k)$ time

 $AT = O(k^{1.585} \log^2 k)$? $AT^2 = O(k^{1.585} \log^4 k)$???

Discrepancy due to the fact that interconnect area is not taken into account in our previous analyses

Winter 2021



UCSB Parallel Processing, Circuit-Level Parallelism



Theoretically Best Multipliers

Arnold Schonhage and Volker Strassen (via FFT); best until 2007

 $O(\log k)$ time $O(k \log k \log \log k)$ complexity

In 2007, Martin Furer managed to replace the log log *k* term with an asymptotically smaller term (for astronomically large numbers)

It is an open problem whether there exist logarithmic-delay multipliers with linear cost (it is widely believed that there are not)

In the absence of a linear cost multiplication circuit, multiplication must be viewed as a more difficult problem than addition

In 2019, David Harvey and Joris van der Hoeven developed an $O(n \log n)$ multiplication algorithm, which is believed to be the best possible theoretically (but not practical at present)

Winter 2021



Parallel Processing, Circuit-Level Parallelism



8B.6 Division and Square-Rooting Circuits

Division via Newton's method: O(log k) multiplications

Using Schonhage and Strassen's FFT-based multiplication, leads to:

 $O(\log^2 k)$ time $O(k \log k \log \log k)$ complexity

With the multiplication algorithm of Harvey and van der Hoeven: O(log² k) time O(k log k) complexity

Complexity theory results: It is possible to design dividerswith $O(\log k)$ latencyand $O(k^4)$ costwith $O(\log k \log \log k)$ latencyand $O(k^2)$ costThese theoretical constructions have not led to practical designs





Parallel Processing, Circuit-Level Parallelism



Theoretically Best Dividers

Best known bounds; cannot be achieved at the same time (yet)

 $O(\log k)$ time $O(k \log k)$ complexity

In 1966, S. A. Cook established these simultaneous bounds:

 $O(\log^2 k)$ time $O(k \log k \log \log k)$ complexity

In 1983, J. H. Reif reduced the time complexity to the current best $O(\log k \ (\log \log k)^2)$ time

In 1984, Beame/Cook/Hoover established these simultaneous bounds:

 $O(\log k)$ time $O(k^4)$ complexity

Given our current state of knowledge, division must be viewed as a more difficult problem than multiplication

Winter 2021




Parallel Processing, Circuit-Level Parallelism



Implications for Ultrawide High-Radix Arithmetic


Arithmetic results with *k*-bit binary operands hold with no change when the *k* bits are processed as *g* radix- 2^h digits (*gh* = *k*)







Another Circuit Model: Artificial Neural Nets



Feedforward network

Three layers: input, hidden, output No feedback

Recurrent network

Simple version due to Elman

Feedback from hidden nodes to special nodes at the input layer

Hopfield network


Winter 2021

All connections are bidirectional

CSB Parallel Pro

Parallel Processing, Circuit-Level Parallelism

Diagrams from



Characterized by connection topology and learning method



http://www.learnartificialneuralnetworks.com/

8C Fourier Transform Circuits

Fourier transform is quite important, and it also serves as a template for other types of arithmetic-intensive computations


- FFT; properties that allow efficient implementation
- General methods of mapping flow graphs to hardware

Topics in This Chapter	
8C.1	The Discrete Fourier Transform
8C.2	Fast Fourier Transform (FFT)
8C.3	The Butterfly FFT Network
8C.4	Mapping of Flow Graphs to Hardware
8C.5	The Shuffle-Exchange Network
8C.6	Other Mappings of the FFT Flow Graph





8C.1 The Discrete Fourier Transform



n–point DFT

x in time domain *y* in frequency domain

Some operations are easier in frequency domain; hence the need for transform

Other important transforms for discrete signals: z-transform (generalized form of Fourier transform) Discrete cosine transform (used in JPEG image compression) Haar transform (a wavelet transform, which like DFT, has a fast version)





Parallel Processing, Circuit-Level Parallelism




Defining the DFT and Inverse DFT

DFT yields output sequence y_i based on input sequence x_i ($0 \le i < n$)

 $y_i = \sum_{i=0 \text{ to } n-1} \omega_n^{ij} x_j$ O(n²)-time naïve algorithm

where ω_n is the *n*th primitive root of unity; $\omega_n^n = 1$, $\omega_n^j \neq 1$ ($1 \le j < n$)

Examples: $\omega_{4} = i$ $\omega_3 = (-1 + i\sqrt{3})/2$ $\omega_8 = \sqrt{2(1 + i)/2}$



The inverse DFT is almost exactly the same computation:

$$x_i = (1/n) \sum_{j=0 \text{ to } n-1} \omega_n^{-ij} y_j$$

Input seq. x_i ($0 \le i < n$) is said to be in time domain


Output seq. y_i ($0 \le i < n$) is the input's frequency-domain characterization

Winter 2021




Parallel Processing, Circuit-Level Parallelism





DFT of a Cosine with Varying Resolutions



DFT as Vector-Matrix Multiplication

DFT and inverse DFT computable via matrix-by-vector multiplication $\nabla^{n-1} = W \times X$

$$y_i = \sum_{j=0}^{n-1} \omega_n^{ij} x_j$$

DFT matrix

$$W = \frac{1}{\sqrt{N}} \begin{bmatrix} 1 & 1 & 1 & 1 & \cdots & 1\\ 1 & \omega & \omega^2 & \omega^3 & \cdots & \omega^{N-1} \\ 1 & \omega^2 & \omega^4 & \omega^6 & \cdots & \omega^{2(N-1)} \\ 1 & \omega^3 & \omega^6 & \omega^9 & \cdots & \omega^{3(N-1)} \\ \vdots & \vdots & \vdots & \vdots & \vdots \\ 1 & \omega^{N-1} & \omega^{2(N-1)} & \omega^{3(N-1)} & \cdots & \omega^{(N-1)(N-1)} \end{bmatrix}$$

Parallel Processing, Circuit-Level Parallelism



Slide 88




Winter 2021

DFT Basics and Visualizations

Fourier transform, Fourier series, and frequency spectrum (16-min. video) https://www.youtube.com/watch?v=r18Gi8ISkfM

Discrete Fourier transform: Introduction (11-minute video) https://www.youtube.com/watch?v=mkGsMWi_j4Q


A visual introduction to Fourier transform (21-minute video) https://www.youtube.com/watch?v=spUNpyF58BY







Application of DFT to Smoothing or Filtering




DFT Application Example

Signal corrupted by 0-mean random noise

FFT shows strong frequency components of 50 and 120

The uncorrupted signal was:

$$x = 0.7 \sin(2\pi 50t) + \sin(2\pi 120t)$$



Source of images:

http://www.mathworks.com/help/techdoc/ref/fft.html


Winter 2021



Parallel Processing, Circuit-Level Parallelism



Application of DFT to Spectral Analysis



Frequency spectrum of received tone



Parallel Processing, Circuit-Level Parallelism



8C.2 Fast Fourier Transform

DFT yields output sequence y_i based on input sequence x_i ($0 \le i \le n$)

 $y_i = \sum_{j=0 \text{ to } n-1} \omega_n^{ij} x_j$

Fast Fourier Transform (FFT):

The Cooley-Tukey algorithm




Image from Wikipedia

x[0]

O(*n* log *n*)-time DFT algorithm that derives *y* from half-length sequences *u* and *v* that are DFTs of even- and odd-indexed inputs, respectively


$$y_{i} = u_{i} + \omega_{n}^{i} v_{i} \qquad (0 \le i < n/2)$$

$$y_{i+n/2} = u_{i} + \omega_{n}^{i+n/2} v_{i} = u_{i} - \omega_{n}^{i} v_{i} \qquad \text{Operation}$$

$$T(n) = 2T(n/2) + n = n \log_2 n$$
sequentially $T(n) = T(n/2) + 1 = \log_2 n$ in parallel


X[0]







More General Factoring-Based Algorithm




Winter 2021



Parallel Processing, Circuit-Level Parallelism



8C.3 The Butterfly FFT Network








Parallel Processing, Circuit-Level Parallelism



Butterfly Processor

Performs a pair of multiply-add operations, where the multiplication is by a constant




Design can be optimized by merging the adder and subtractor, as they receive the same inputs



Parallel Processing, Circuit-Level Parallelism






Computation Scheme for 16-Point FFT

Winter 2021


8C.4 Mapping of Flow Graphs to Hardware

Given a computation flow graph, it can be mapped to hardware



Ad-hoc Scheduling on a Given Set of Resources

Given a computation flow graph, it can be mapped to hardware





Parallel Processing, Circuit-Level Parallelism




Mapping through Projection

Given a flow graph, it can be projected in various directions to obtain corresponding hardware realizations

Multiple nodes of a flow graph may map onto a single hardware node

That one hardware node then performs the computations associated with the flow graph nodes one by one, according to some timing arrangement (schedule)




Winter 2021



Parallel Processing, Circuit-Level Parallelism



8C.5 The Shuffle-Exchange Network







Parallel Processing, Circuit-Level Parallelism



Variants of the Butterfly Architecture




Fig. 8.12 FFT network variant and its shared-hardware realization.

Winter 2021



Parallel Processing, Circuit-Level Parallelism



8C.6 Other Mappings of the FFT Flow Graph


This section is incomplete at this time



Parallel Processing, Circuit-Level Parallelism



Winter 2021



Space-Time Diagram for the Feedback FFT Array

