Pipelined MIPS Processor

Dmitri Strukov
ECE 154A
Pipelining Analogy

- Pipelined laundry: overlapping execution
  - Parallelism improves performance

- Four loads:
  - Speedup
    \[ \frac{8}{3.5} = 2.3 \]

- Non-stop:
  - Speedup
    \[ \frac{2n}{0.5n + 1.5} \approx 4 \]
    = number of stages
Single-Cycle vs. Multicycle vs. Pipelined

(a) Task-time diagram

Clock

Time needed

Instr 1

Instr 2

Instr 3

Instr 4

Time allotted

3 cycles

5 cycles

3 cycles

4 cycles

Time saved

Instr 1

Instr 4

Instr 3

Instr 2

Clock

Time needed

3 cycles

5 cycles

3 cycles

4 cycles

Time saved

Instr 1

Instr 2

Instr 3

Instr 4

Time allotted

(a) Task-time diagram

1 2 3 4 5 6 7 8 9 10 11

Cycle

f  r  a  d  w

f  r  a  d  w

f  r  a  d  w

f  r  a  d  w

f = Fetch
r = Reg read
a = ALU op
d = Data access
w = Writeback

(a) Task-time diagram
MIPS Pipeline

Five stages, one step per stage
1. IF: Instruction fetch from memory
2. ID: Instruction decode & register read
3. EX: Execute operation or calculate address
4. MEM: Access memory operand
5. WB: Write result back to register
Pipeline Performance Example

- Assume time for stages is
  - 100ps for register read or write
  - 200ps for other stages

- Compare pipelined datapath with single-cycle datapath

<table>
<thead>
<tr>
<th>Instr</th>
<th>Instr fetch</th>
<th>Register read</th>
<th>ALU op</th>
<th>Memory access</th>
<th>Register write</th>
<th>Total time</th>
</tr>
</thead>
<tbody>
<tr>
<td>lw</td>
<td>200ps</td>
<td>100 ps</td>
<td>200ps</td>
<td>200ps</td>
<td>100 ps</td>
<td>800ps</td>
</tr>
<tr>
<td>sw</td>
<td>200ps</td>
<td>100 ps</td>
<td>200ps</td>
<td>200ps</td>
<td></td>
<td>700ps</td>
</tr>
<tr>
<td>R-format</td>
<td>200ps</td>
<td>100 ps</td>
<td>200ps</td>
<td></td>
<td>100 ps</td>
<td>600ps</td>
</tr>
<tr>
<td>beq</td>
<td>200ps</td>
<td>100 ps</td>
<td>200ps</td>
<td></td>
<td></td>
<td>500ps</td>
</tr>
</tbody>
</table>
Pipeline Performance Example

**Single-cycle ($T_c = 800\text{ps}$)**

Program execution order (in instructions)

- $\text{lw} \; 1, 100(0)$
- $\text{lw} \; 2, 200(0)$
- $\text{lw} \; 3, 300(0)$

**Pipelined ($T_c = 200\text{ps}$)**

Program execution order (in instructions)

- $\text{lw} \; 1, 100(0)$
- $\text{lw} \; 2, 200(0)$
- $\text{lw} \; 3, 300(0)$
Pipeline Speedup Example

• If all stages are balanced
  – i.e., all take the same time
  – Time between instructions\textsubscript{pipelined} = \frac{\text{Time between instructions}\textsubscript{nonpipelined}}{\text{Number of stages}}

• If not balanced, speedup is less

• Speedup due to increased throughput
  – Latency (time for each instruction) does not decrease
Pipelining and ISA Design

• MIPS ISA designed for pipelining
  – All instructions are 32-bits
    • Easier to fetch and decode in one cycle
    • c.f. x86: 1- to 17-byte instructions
  – Few and regular instruction formats
    • Can decode and read registers in one step
  – Load/store addressing
    • Can calculate address in 3rd stage, access memory in 4th stage
  – Alignment of memory operands
    • Memory access takes only one cycle
Graphically Representing MIPS Pipeline

- Can help with answering questions like:
  - How many cycles does it take to execute this code?
  - What is the ALU doing during cycle 4?
  - Is there a hazard, why does it occur, and how can it be fixed?
Why Pipeline? For Performance!

Once the pipeline is full, one instruction is completed every cycle, so CPI = 1

Time to fill the pipeline
Review from Last Lecture

(a) Task-time diagram

Execution time = 1/ Performance = Inst count x CPI x CCT

N = # of stages for pipeline design or ~ maximum number of steps for MC

CPI_{ideal \ MCP} = N / InstCount + 1 − 1/InstCount

→ large N and/or small InstCount result in worse CPI

→ Performance to run one instruction is the same as of CP (i.e. latency for single instruction is not reduced)

<table>
<thead>
<tr>
<th>Design</th>
<th>Inst count</th>
<th>CPI</th>
<th>CCT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Single Cycle (SC)</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Multi cycle (MC)</td>
<td>1</td>
<td>N ≥ CPI &gt; 1</td>
<td>&gt; 1/N</td>
</tr>
<tr>
<td>Multi cycle pipelined (MCP)</td>
<td>1</td>
<td>&gt; 1</td>
<td>&gt; 1/N</td>
</tr>
</tbody>
</table>

What are the other issues affecting CCT and CPI for MC and MCP?
One way to visualize pipeline: Snapshot of what it is in pipeline in a particular cycle
One way to visualize pipeline: Snapshot of what it is in pipeline in a particular cycle
One way to visualize pipeline: Snapshot of what it is in pipeline in a particular cycle
Visualizing pipeline - I

Cycle 4

One way to visualize pipeline: Snapshot of what it is in pipeline in a particular cycle
One way to visualize pipeline: Snapshot of what it is in pipeline in a particular cycle
Visualizing pipeline - II

Time (in cycles)

Inst 1

Inst 2

Inst 3

Inst 4

Inst 5
Visualizing pipeline - II

**Time (in cycles)**

1  2  3  4  5  6  7  8

**Instruction Order**

Inst 1

Inst 2

Inst 3

Inst 4

Inst 5

**Components**

IM  Reg  ALU  DM  Reg  IM  Reg  ALU  DM  Reg  IM  Reg  ALU  DM  Reg  IM  Reg  ALU  DM  Reg  IM  Reg  ALU  DM  Reg
Visualizing pipeline - II

Time (in cycles)

1  2  3  4  5  6  7  8

Inst 1
Inst 2
Inst 3
Inst 4
Inst 5
Visualizing pipeline - II

Time (in cycles)

Inst 1

Inst 2

Inst 3

Inst 4

Inst 5
Visualizing pipeline - II

Time (in cycles)

1 2 3 4 5 6 7 8

Inst 1
Inst 2
Inst 3
Inst 4
Inst 5
Hazards

• Situations that prevent starting the next instruction in the next cycle

• Structure hazards
  – A required resource is busy

• Data hazard
  – Need to wait for previous instruction to complete its data read/write

• Control hazard
  – Deciding on control action depends on previous instruction
Structure Hazards

• Conflict for use of a resource
• In MIPS pipeline with a single memory
  – Load/store requires data access
  – Instruction fetch would have to *stall* for that cycle
    • Would cause a pipeline “bubble”
• Hence, pipelined datapaths require separate instruction/data memories
  – Or separate instruction/data caches
A Single Memory Would Be a Structural Hazard

- **lw**
- **Inst 1**
- **Inst 2**
- **Inst 3**
- **Inst 4**

- Fix with separate instr and data memories (I$ and D$)
Note that all instructions will take effectively 5 cycles even if some stages are not used for or instruction finishes early.

Why?
Data Hazards

• An instruction depends on completion of data access by a previous instruction
  
  – add  $s0, $t0, $t1
  sub  $t2, $s0, $t3
Data Dependencies

instruction \( j \) is said data dependent on instruction \( i \) if either of the following holds

1. Instruction \( i \) produces a result that may be used by instruction \( j \), or
2. Instruction \( j \) is data dependent on instruction \( k \) and instruction \( k \) is data dependent on instruction \( i \)

Typically only type 1 data dependency is sufficient to satisfy for the correct execution of the program since type 2 dependency just implies that one instruction is dependent on another if there exist a chain of dependencies of the first type between the two instructions. A dependency between two instructions will only result in a data hazard if the instructions are close enough together for the considered simple datapath in class. In general, it may also become a hazard for advanced pipelined designs when the processor executes multiple and/or out-of-order instructions.

There are three particular data dependencies:

1. RAW (read after write) – \( j \) reads a source after \( i \) writes it
2. WAW (write after write) – \( j \) writes an operand after it is written by \( i \)
3. WAR (write after read) – \( j \) writes a destination after it is read by \( i \)

Note that RAW is what is called “true data dependency” because there is a flow of data between the instructions. WAW and WAR are called “name dependency”, since two instructions use the same register of memory location (but there is no flow of data between the instructions).
Register Usage Can Cause Data Hazards

- Dependencies backward in time cause hazards

- Read before write data hazard
Loads Can Cause Data Hazards

- Dependencies backward in time cause hazards

- Load-use data hazard
How About Register File Access?

Fix register file access hazard by doing reads in the second half of the cycle and writes in the first half.

Clock edge that controls register writing

Clock edge that controls loading of pipeline state registers

Time (clock cycles)

Inst 1

Inst 2

add $1, $2, $1,
One Way to “Fix” a Data Hazard

How to implement stall?
Forwarding: Another Way to “Fix” a Data Hazard

Fix data hazards by **forwarding** results as soon as they are **available** to where they are **needed**

<table>
<thead>
<tr>
<th>Instrumentation Order</th>
<th>ALU</th>
<th>IM</th>
<th>Reg</th>
<th>DM</th>
<th>Reg</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>add $1,</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>sub $4,$1,$5</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>and $6,$1,$7</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>or $8,$1,$9</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>xor $4,$1,$5</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Requires extra connection in a datapath!
In order to add $1, subtract $4, $1, $5 and $6, $7, $1.

EX forwarding

MEM forwarding
Yet Another Complication!

- Another potential data hazard can occur when there is a conflict between the result of the WB stage instruction and the MEM stage instruction – which should be forwarded?
Load-Use Data Hazard

- Can’t always avoid stalls by forwarding
  - If value not computed when needed
  - Can’t forward backward in time!
Code Scheduling to Avoid Stalls

• Reorder code to avoid use of load result in the next instruction

• C code for $A = B + E; \; C = B + F;$
MIPS Pipeline Control Path Modifications

- All control signals can be determined during Decode
  - and held in the state registers between pipeline stages
Pipeline Control

- **IF Stage**: read Instr Memory (always asserted) and write PC (on System Clock)
- **ID Stage**: no optional control signals to set

<table>
<thead>
<tr>
<th></th>
<th>EX Stage</th>
<th>MEM Stage</th>
<th>WB Stage</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Reg Dst</td>
<td>ALU Op1</td>
<td>ALU Op0</td>
</tr>
<tr>
<td>R</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>lw</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>sw</td>
<td>X</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>beq</td>
<td>X</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>
Data Forwarding Control Conditions

1. **EX Forward Unit:**
   
   ```
   if (EX/MEM.RegWrite 
   and (EX/MEM.RegisterRd != 0) 
   and (EX/MEM.RegisterRd = ID/EX.RegisterRs)) 
   ForwardA = 10
   
   if (EX/MEM.RegWrite 
   and (EX/MEM.RegisterRd != 0) 
   and (EX/MEM.RegisterRd = ID/EX.RegisterRt)) 
   ForwardB = 10
   ```

2. **MEM Forward Unit:**

   ```
   if (MEM/WB.RegWrite 
   and (MEM/WB.RegisterRd != 0) 
   and (EX/MEM.RegisterRd != ID/EX.RegisterRs) 
   and (MEM/WB.RegisterRd = ID/EX.RegisterRs)) 
   ForwardA = 01

   if (MEM/WB.RegWrite 
   and (MEM/WB.RegisterRd != 0) 
   and (EX/MEM.RegisterRd != ID/EX.RegisterRt) 
   and (MEM/WB.RegisterRd = ID/EX.RegisterRt)) 
   ForwardB = 01
   ```

Forwards the result from the previous instr. to either input of the ALU.
Load-use Hazard Detection Unit

• Need a Hazard detection Unit in the ID stage that inserts a stall between the load and its use

1. ID Hazard detection Unit:
   if (ID/EX.MemRead
   and ((ID/EX.RegisterRt = IF/ID.RegisterRs)
   or (ID/EX.RegisterRt = IF/ID.RegisterRt)))
   stall the pipeline

- The first line tests to see if the instruction now in the EX stage is a `lw`; the next two lines check to see if the destination register of the `lw` matches either source register of the instruction in the ID stage (the load-use instruction)
- After this one cycle stall, the forwarding logic can handle the remaining data hazards
Hazard/Stall Hardware

- Along with the Hazard Unit, we have to implement the stall
- Prevent the instructions in the IF and ID stages from progressing down the pipeline – done by preventing the PC register and the IF/ID pipeline register from changing
  - Hazard detection Unit controls the writing of the PC (PC.write) and IF/ID (IF/ID.write) registers
- Insert a “bubble” between the \texttt{lw} instruction (in the EX stage) and the load-use instruction (in the ID stage) (i.e., insert a \texttt{nop} in the execution stream)
  - Set the control bits in the EX, MEM, and WB control fields of the ID/EX pipeline register to 0 (\texttt{nop}). The Hazard Unit controls the mux that chooses between the real control values and the 0’s.
- Let the \texttt{lw} instruction and the instructions after it in the pipeline (before it in the code) proceed normally down the pipeline
Adding the Hazard/Stall Hardware
Visualizing Load-Use Stall

Instr. Order

Iw $1

add $2, $1

Inst 2

Inst 3

Inst 4
Visualizing Load-Use Stall

Iw $1
add $2, $1
Inst 2
Inst 3
Inst 4

Time (in cycles)
Visualizing Load-Use Stall

Can detect stall load condition in this cycle by looking in pipeline registers

**Instr. Order**

- **Inst 2**
- **Inst 3**
- **Inst 4**

**Instructions**

- **Iw $1**
- **add $2, $1**

Time (in cycles)

1 2 3 4 5 6 7 8
Visualizing Load-Use Stall

**Order**

- **Inst 1**: `lw $1`
- **Inst 2**: `nop`
- **Inst 3**: `add $2, $1`

**Time (in cycles)**

1. **Inst 2**: `add $2, $1`
2. **Inst 3**: `add $2, $1`
3. **Inst 2**: `add $2, $1`
4. **Inst 3**: `add $2, $1`
5. **Inst 2**: `add $2, $1`
6. **Inst 3**: `add $2, $1`
Visualizing Load-Use Stall

Time (in cycles)

1  2  3  4  5  6  7  8

Instr Order

Iw $1

nop

add $2, $1

Inst 2

Inst 3
Control Hazards

• When the flow of instruction addresses is not sequential (i.e., PC = PC + 4); incurred by change of flow instructions
  – Unconditional branches \((j, \ jal, \ jr)\)
  – Conditional branches \(\text{beq, bne}\)
  – Exceptions

• Possible approaches
  – Stall (impacts CPI)
  – Move decision point as early in the pipeline as possible, thereby reducing the number of stall cycles
  – Delay decision (requires compiler support)
  – Predict and hope for the best !

• Control hazards occur less frequently than data hazards, but there is \textit{nothing} as effective against control hazards as forwarding is for data hazards
Datapath Branch and Jump Hardware
Jumps Incur One Stall

- Jumps not decoded until ID, so one flush is needed
  - To flush, set $IF.Flush$ to zero the instruction field of the IF/ID pipeline register (turning it into a *noop*).

- Fortunately, jumps are very infrequent – only 3% of the SPECint instruction mix.
Two “Types” of Stalls

• Nop instruction (or bubble) inserted between two instructions in the pipeline (as done for load-use situations)
  – Keep the instructions earlier in the pipeline (later in the code) from progressing down the pipeline for a cycle (“bounce” them in place with write control signals)
  – Insert nop by zeroing control bits in the pipeline register at the appropriate stage
  – Let the instructions later in the pipeline (earlier in the code) progress normally down the pipeline

• Flushes (or instruction squashing) were an instruction in the pipeline is replaced with a nop instruction (as done for instructions located sequentially after j instructions)
  – Zero the control bits for the instruction to be flushed
Supporting ID Stage Jumps
One Way to “Fix” a Branch Control Hazard

Fix branch hazard by waiting – flush – but affects CPI
Reducing the Delay of Branches

• Move the branch decision hardware back to the EX stage
  – Reduces the number of stall (flush) cycles to two
  – Adds an \texttt{and} gate and a 2x1 \texttt{mux} to the EX timing path

• Add hardware to compute the branch target address and evaluate the branch decision to the ID stage
  – Reduces the number of stall (flush) cycles to one (like with jumps)
    • But now need to add \texttt{forwarding hardware} in ID stage
  – Computing branch target address can be done in parallel with RegFile read (done for all instructions – only used when needed)
  – Comparing the registers can’t be done until after RegFile read, so comparing and updating the PC adds a \texttt{mux}, a comparator, and an \texttt{and} gate to the ID timing path

• For deeper pipelines, branch decision points can be even \textit{later} in the pipeline, incurring more stalls
ID Branch Forwarding Issues

- MEM/WB “forwarding” is taken care of by the normal RegFile write before read operation.

- Need to forward from the EX/MEM pipeline stage to the ID comparison hardware for cases like

  ```
  if (IDcontrol.Branch 
    and (EX/MEM.RegisterRd != 0) 
    and (EX/MEM.RegisterRd = IF/ID.RegisterRs))
    ForwardC = 1
  
  if (IDcontrol.Branch 
    and (EX/MEM.RegisterRd != 0) 
    and (EX/MEM.RegisterRd = IF/ID.RegisterRt))
    ForwardD = 1
  ```

  Forwards the result from the second previous instr. to either input of the compare.
ID Branch Forwarding Issues, con’t

- If the instruction immediately before the branch produces one of the branch source operands, then a stall needs to be inserted (between the `beq` and `add1`) since the EX stage ALU operation is occurring at the same time as the ID stage branch compare operation.

  - “Bounce” the `beq` (in ID) and `next_seq_instr` (in IF) in place (ID Hazard Unit deasserts `PC.Write` and IF/ID.Write)
  - Insert a stall between the `add` in the EX stage and the `beq` in the ID stage by zeroing the control bits going into the ID/EX pipeline register (done by the ID Hazard Unit)

- If the branch is found to be taken, then flush the instruction currently in IF (`IF.Flush`)
Delayed Branches

- If the branch hardware has been moved to the ID stage, then we can eliminate all branch stalls with **delayed branches** which are defined as always executing the next sequential instruction after the branch instruction – the branch takes effect after that next instruction
  - MIPS compiler moves an instruction to immediately after the branch that is not affected by the branch (a safe instruction) thereby hiding the branch delay

- With deeper pipelines, the branch delay grows requiring more than one delay slot
  - Delayed branches have lost popularity compared to more expensive but more flexible (dynamic) hardware branch prediction
  - Growth in available transistors has made hardware branch prediction relatively cheaper
### Scheduling Branch Delay Slots

<table>
<thead>
<tr>
<th>Case</th>
<th>Code Before Branch</th>
<th>Code After Branch</th>
</tr>
</thead>
<tbody>
<tr>
<td>A. From before branch</td>
<td>( \text{add } $1, $2, $3 ) \text{ if } $2=0 \text{ then} ) delay slot</td>
<td>( \text{if } $2=0 \text{ then } \text{add } $1, $2, $3 )</td>
</tr>
<tr>
<td>B. From branch target</td>
<td>( \text{sub } $4, $5, $6 ) \text{ if } $1=0 \text{ then} ) delay slot</td>
<td>( \text{add } $1, $2, $3 ) \text{ if } $1=0 \text{ then} ) sub $4, $5, $6</td>
</tr>
<tr>
<td>C. From fall through</td>
<td>( \text{add } $1, $2, $3 ) \text{ if } $1=0 \text{ then} ) delay slot</td>
<td>( \text{sub } $4, $5, $6 )</td>
</tr>
</tbody>
</table>

- A is the best choice, fills delay slot and reduces IC
- In B and C, the `sub` instruction may need to be copied, increasing IC
- In B and C, must be okay to execute `sub` when branch fails
## Static Branch Prediction

- Resolve branch hazards by assuming a given outcome and proceeding without waiting to see the actual branch outcome

1. **Predict not taken** – always predict branches will **not** be taken, continue to fetch from the sequential instruction stream, only when branch **is** taken does the pipeline stall
   - If taken, flush instructions after the branch (earlier in the pipeline)
     - in IF, ID, and EX stages if branch logic in MEM – **three** stalls
     - in IF and ID stages if branch logic in EX – **two** stalls
     - in IF stage if branch logic in ID – **one** stall
   - ensure that those flushed instructions haven’t changed the machine state – automatic in the MIPS pipeline since machine state changing operations are at the tail end of the pipeline (MemWrite (in MEM) or RegWrite (in WB))
   - restart the pipeline at the branch destination
Flush with Misprediction (Not Taken)

- To flush the IF stage instruction, assert \texttt{IF.Flush} to zero the instruction field of the IF/ID pipeline register (transforming it into a \texttt{noop})

\begin{itemize}
  \item 4 beq \$1,\$2,\$2
  \item flush 8 sub \$4,\$1,\$5
  \item 16 and \$6,\$1,\$7
  \item 20 or \texttt{r8,}$\$1,\$9
\end{itemize}
Branching Structures

• Predict not taken works well for “top of the loop” branching structures

  But such loops have jumps at the bottom of the loop to return to the top of the loop – and incur the jump stall overhead

- Predict not taken doesn’t work well for “bottom of the loop” branching structures

```
Loop: beq $1,$2,Out
      1^{nd} loop instr
      .
      .
      .
      last loop instr
      j  Loop
Out:  fall out instr

Loop: 1^{st} loop instr
      2^{nd} loop instr
      .
      .
      .
      last loop instr
      bne $1,$2,Loop
      fall out instr
```
Static Branch Prediction, con’t

• Resolve branch hazards by assuming a given outcome and proceeding

2. Predict taken – predict branches will always be taken
   • Predict taken *always* incurs one stall cycle (if branch destination hardware has been moved to the ID stage)
   • Is there a way to “cache” the address of the branch target instruction??

☐ As the branch penalty increases (for deeper pipelines), a simple static prediction scheme will hurt performance. With more hardware, it is possible to try to predict branch behavior dynamically during program execution

3. Dynamic branch prediction – predict branches at run-time using *run-time* information
Dynamic Branch Prediction

- A branch prediction buffer (aka branch history table (BHT)) in the IF stage addressed by the lower bits of the PC, contains bit(s) passed to the ID stage through the IF/ID pipeline register that tells whether the branch was taken the last time it was execute
  - Prediction bit may predict incorrectly (may be a wrong prediction for this branch this iteration or may be from a different branch with the same low order PC bits) but the doesn’t affect correctness, just performance
    - Branch decision occurs in the ID stage after determining that the fetched instruction is a branch and checking the prediction bit(s)
  - If the prediction is wrong, flush the incorrect instruction(s) in pipeline, restart the pipeline with the right instruction, and invert the prediction bit(s)
    - A 4096 bit BHT varies from 1% misprediction (nasa7, tomcatv) to 18% (eqntott)
Branch Target Buffer

- The BHT predicts *when* a branch is taken, but does not tell *where* its taken to!
  - A branch target buffer (BTB) in the IF stage caches the branch target address, but we also need to fetch the next sequential instruction. The prediction bit in IF/ID selects which “next” instruction will be loaded into IF/ID at the next clock edge
  - Would need a two read port instruction memory

- Or the BTB can cache the branch taken instruction while the instruction memory is fetching the next sequential instruction

- If the prediction is correct, stalls can be avoided no matter which direction they go
1-bit Prediction Accuracy

- A 1-bit predictor will be incorrect twice when not taken

  - Assume predict_bit = 0 to start (indicating branch not taken) and loop control is at the bottom of the loop code
  1. First time through the loop, the predictor mispredicts the branch since the branch is taken back to the top of the loop; invert prediction bit (predict_bit = 1)
  2. As long as branch is taken (looping), prediction is correct
  3. Exiting the loop, the predictor again mispredicts the branch since this time the branch is not taken falling out of the loop; invert prediction bit (predict_bit = 0)

- For 10 times through the loop we have a 80% prediction accuracy for a branch that is taken 90% of the time

```
Loop: 1st loop instr
2nd loop instr

last loop instr
bne $1,$2,Loop
fall out instr
```
2-bit Predictors

- A 2-bit scheme can give 90% accuracy since a prediction must be wrong twice before the prediction bit is changed.

Right 9 times

Loop: 1\textsuperscript{st} loop instr
2\textsuperscript{nd} loop instr
\ldots
\ldots
last loop instr
bne $1,2,\text{Loop}
fall out instr

BHT also stores the initial FSM state
Dealing with Exceptions

• Exceptions (aka interrupts) are just another form of control hazard. Exceptions arise from
  – R-type arithmetic overflow
  – Trying to execute an undefined instruction
  – An I/O device request
  – An OS service request (e.g., a page fault, TLB exception)
  – A hardware malfunction

• The pipeline has to stop executing the offending instruction in midstream, let all prior instructions complete, flush all following instructions, set a register to show the cause of the exception, save the address of the offending instruction, and then jump to a prearranged address (the address of the exception handler code)

• The software (OS) looks at the cause of the exception and “deals” with it
Two Types of Exceptions

• Interrupts – asynchronous to program execution
  – caused by external events
  – may be handled between instructions, so can let the
    instructions currently active in the pipeline *complete* before
    passing control to the OS interrupt handler
  – simply suspend and resume user program

• Traps (Exception) – synchronous to program execution
  – caused by internal events
  – condition must be remedied by the trap handler for that
    instruction, so must stop the offending instruction
    *midstream* in the pipeline and pass control to the OS trap
    handler
  – the offending instruction may be retried (or simulated by the
    OS) and the program may continue or it may be aborted
Where in the Pipeline Exceptions Occur

<table>
<thead>
<tr>
<th>Exception</th>
<th>Stage(s)</th>
<th>Synchronous</th>
</tr>
</thead>
<tbody>
<tr>
<td>Arithmetic overflow</td>
<td>EX</td>
<td>yes</td>
</tr>
<tr>
<td>Undefined instruction</td>
<td>ID</td>
<td>yes</td>
</tr>
<tr>
<td>TLB or page fault</td>
<td>IF, MEM</td>
<td>yes</td>
</tr>
<tr>
<td>I/O service request</td>
<td>any</td>
<td>no</td>
</tr>
<tr>
<td>Hardware malfunction</td>
<td>any</td>
<td>no</td>
</tr>
</tbody>
</table>

- Beware that multiple exceptions can occur simultaneously in a *single* clock cycle
Multiple Simultaneous Exceptions

Hardware sorts the exceptions so that the earliest instruction is the one interrupted first.
Additions to MIPS to Handle Exceptions (Fig 6.42)

• Cause register (records exceptions) – hardware to record in Cause the exceptions and a signal to control writes to it (CauseWrite)
• EPC register (records the addresses of the offending instructions) – hardware to record in EPC the address of the offending instruction and a signal to control writes to it (EPCWrite)
  – Exception software must match exception to instruction
• A way to load the PC with the address of the exception handler
  – Expand the PC input mux where the new input is hardwired to the exception handler address - (e.g., 8000 0180\textsubscript{hex} for arithmetic overflow)
• A way to flush offending instruction and the ones that follow it
Datapath with Controls for Exceptions
Stalling vs. Flushing Example

Stall here →

Inst1: lw $1, 0($2)
Inst2: add $2, $1, $1
Inst3: add $3, $2, $1
Inst4: bne $1, $1, label
Inst5: and $1, $2, $3
Inst6: or $1, $1, $1

Flush here →

Inst1: j Inst4
Inst2: add $2, $1, $1
Inst3: add $3, $2, $1
Inst4: bne $1, $1, label
Inst5: and $1, $2, $3
Inst6: or $1, $1, $1

Cycle 1

Cycle 2

Insert nop

Cycle 3

Cycle 4

Cycle 5

Forwarding

(assuming no delay slot)
### Stalling vs. Flushing Example

<table>
<thead>
<tr>
<th></th>
<th>Stalling</th>
<th>Flushing</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Stall here</td>
<td>Flush here</td>
</tr>
<tr>
<td>Inst1:</td>
<td>lw $1, 0($2)</td>
<td>Inst1:</td>
</tr>
<tr>
<td>Inst2:</td>
<td>add $2, $1, $1</td>
<td>Inst2:</td>
</tr>
<tr>
<td>Inst3:</td>
<td>add $3, $2, $1</td>
<td>Inst3:</td>
</tr>
<tr>
<td>Inst4:</td>
<td>bne $1, $1, label</td>
<td>Inst4:</td>
</tr>
<tr>
<td>Inst5:</td>
<td>and $1, $2, $3</td>
<td>Inst5:</td>
</tr>
<tr>
<td>Inst6:</td>
<td>or $1, $1, $1</td>
<td>Inst6:</td>
</tr>
</tbody>
</table>

#### Cycle Diagrams

**Stalling (assuming no delay slot):**

<table>
<thead>
<tr>
<th>cycle</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>10</th>
<th>11</th>
</tr>
</thead>
<tbody>
<tr>
<td>Instr1</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>M</td>
<td>W</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Instr2</td>
<td>IF</td>
<td>ID</td>
<td>ID</td>
<td>EX</td>
<td>M</td>
<td>W</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Instr3</td>
<td>IF</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>M</td>
<td>W</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Instr4</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>M</td>
<td>W</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Instr5</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>M</td>
<td>W</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Instr6</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>M</td>
<td>W</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Flushing (assuming no delay slot):**

<table>
<thead>
<tr>
<th>cycle</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>10</th>
<th>11</th>
</tr>
</thead>
<tbody>
<tr>
<td>Inst1:</td>
<td>j</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Inst2:</td>
<td>add $2, $1, $1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Inst3:</td>
<td>add $3, $2, $1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Inst4:</td>
<td>bne $1, $1, label</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Inst5:</td>
<td>and $1, $2, $3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Inst6:</td>
<td>or $1, $1, $1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Stalling vs. Flushing Example

**Inst1:**  
lw  $1, 0($2)  

**Inst2:**  
add  $2, $1, $1  

**Inst3:**  
add  $3, $2, $1  

**Inst4:**  
bne  $1, $1, label  

**Inst5:**  
and  $1, $2, $3  

**Inst6:**  
or  $1, $1, $1  

Stall here →

Flush here →

(assuming no delay slot)

**Inst1:**  
j  Inst4  

**Inst2:**  
add  $2, $1, $1  

**Inst3:**  
add  $3, $2, $1  

**Inst4:**  
bne  $1, $1, label  

**Inst5:**  
and  $1, $2, $3  

**Inst6:**  
or  $1, $1, $1  

---

**cycle**

<table>
<thead>
<tr>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>10</th>
<th>11</th>
</tr>
</thead>
<tbody>
<tr>
<td>Instr1</td>
<td>nop</td>
<td>IF</td>
<td>ID</td>
<td>ID</td>
<td>EX</td>
<td>M</td>
<td>W</td>
<td>M</td>
<td>W</td>
<td></td>
</tr>
<tr>
<td>Instr2</td>
<td>IF</td>
<td>ID</td>
<td>ID</td>
<td>ID</td>
<td>EX</td>
<td>M</td>
<td>W</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Instr3</td>
<td></td>
<td>IF</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>M</td>
<td>W</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Instr4</td>
<td></td>
<td>IF</td>
<td></td>
<td>ID</td>
<td>EX</td>
<td>M</td>
<td>W</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Instr5</td>
<td></td>
<td>IF</td>
<td></td>
<td></td>
<td>EX</td>
<td>M</td>
<td>W</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Instr6</td>
<td></td>
<td>IF</td>
<td></td>
<td></td>
<td></td>
<td>EX</td>
<td>M</td>
<td>W</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**cycle**

<table>
<thead>
<tr>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>10</th>
<th>11</th>
</tr>
</thead>
<tbody>
<tr>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>M</td>
<td>W</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>M</td>
<td>W</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>M</td>
<td>W</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>M</td>
<td>W</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>M</td>
<td>W</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Stalling vs. Flushing Example

Stall here ➔

Inst1:    lw $1, 0($2)
Inst2:    add $2, $1, $1
Inst3:    add $3, $2, $1
Inst4:    bne $1, $1, label
Inst5:    and $1, $2, $3
Inst6:    or $1, $1, $1

Flush here ➔

(assuming no delay slot)

Inst1:    j Inst4
Inst2:    add $2, $1, $1
Inst3:    add $3, $2, $1
Inst4:    bne $1, $1, label
Inst5:    and $1, $2, $3
Inst6:    or $1, $1, $1

1  2  3  4  5  6  7  8  9  10  11
Inst1
nop
Inst2
Inst3
Inst4
Inst5
Inst6

cycle

IF  ID  EX  M  W
IF  ID  EX  M  W
IF  IF  ID  EX  M  W
IF  ID  EX  M  W
IF  ID  EX  M  W
IF  ID  EX  M  W

1  2  3  4  5  6  7  8  9  10  11
IF  ID  EX  M  W
IF  ID  EX  M  W
IF  ID  EX  M  W
IF  ID  EX  M  W
IF  ID  EX  M  W
IF  ID  EX  M  W
Pipeline Summary

The BIG Picture

• Pipelining improves performance by increasing instruction throughput
  – Executes multiple instructions in parallel
  – Each instruction has the same latency
• Subject to hazards
  – Structure, data, control
• Instruction set design affects complexity of pipeline implementation
Other Sample Pipeline Alternatives

- **ARM7**

  - PC update
  - IM access
  - decode
  - reg access
  - ALU op
  - DM access
  - shift/rotate
  - commit result
  - (write back)

- **XScale**

  - PC update
  - BTB access
  - start IM access
  - IM1
  - IM2
  - Reg
  - SHFT
  - ALU
  - DM1
  - DM write
  - reg write
  - IM access
  - ALU op
  - DM access
  - reg 1 access
  - shift/rotate
  - reg 2 access
  - start DM access
  - exception
  - reg write
Acknowledgments

Some of the slides contain material developed and copyrighted by M.J. Irwin (Penn state), B. Parhami (UCSB), and instructor material for the textbook