Lab 4: Clock Network Design

Introduction:

In class you have learned about clocking, and its implications on timing for an integrated circuit. In this lab you will design a clock distribution network with the objective to maximize the available clock speed, and also to minimize the total power.

Lab:

Several options are discussed in the text for designing clock distribution (H-trees, mesh distribution, etc.). Your job in this lab is to design a clock distribution network to satisfy an integrated circuit that is 1 cm² with approximately 2*10⁵ uniformly distributed flip-flop’s. Each one of these FF’s has an input capacitance of 6fF. Note that these FF cells have an input buffer, which lowers the capacitance.

Cost Functions and Constraints:

In designing your network you may design up to three types of buffers (inverters) to drive your circuit (small, medium, and large buffers). These clock buffers should have symmetric rise and fall times to minimize jitter in the distribution tree. In your design, you must also specify the layout geometries of the metal layers. The parasitic values for these elements are given in table 1. Assume that that the top-level clock is coming out of a phase locked loop, and that the rise-time of the signal out of the PLL is 30ps + 40ps/15fF*C, where C is the effective capacitance of your first stage of inverters. In addition you are required to deliver a signal with less than 150 ps rise/fall times to each FF.

Assume that the minimum clock period that you can support is 4*tₚ, where tₚ is the total series clock skew. Assume that the skew of a buffered section is simply 2*tᵣ, where tᵣ is the rise-time at the input of the buffer (Assuming approximately 200 mv of supply noise). Your design must reach 250MHz at least. Use f/p as the measure of performance of your system, where f is the maximum clock frequency, and p is the total power requirement. Make sure that you state the power requirements, and the maximum clock frequency clearly in your write-up.

Use hspice to aid you in your design, and include the appropriate spice plots in your write-up showing what the appropriate rise, and fall times are at the inputs to your buffer stages. Be smart about your simulations. You don't need to (can’t) simulate the whole circuit. For example, if you're careful about load capacitances and power scaling you only need to simulate a path from the root to a leaf flip-flop. Further, to lower the power requirements, you should carefully consider the location of buffers in the network and their size as well as the interconnection widths and connection strategy. If you choose to use different wire lengths to different nodes (e.g. to lower wire usage and power) you must add the estimated skew to the jitter valuation from above. Your goal, once you reach 250MHz is to minimize the power requirements.
<table>
<thead>
<tr>
<th></th>
<th><strong>Area Capacitances (aF/µm²)</strong></th>
<th><strong>Fringe Capacitances (aF/µm)</strong></th>
<th><strong>Sheet Resistance (milliohms/square)</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>Top 2 Metal Layers</td>
<td>37</td>
<td>53</td>
<td>40</td>
</tr>
<tr>
<td>All Other Metal Layers</td>
<td>37</td>
<td>53</td>
<td>80</td>
</tr>
</tbody>
</table>

Table 1: Parasitic wire values.