Flip-Flops and Sequential Circuit Design

ECE 152A - Winter 2012

- Brown and Vranesic
 - 7 Flip-Flops, Registers, Counters and a Simple Processor
 - 7.5 T Flip-Flop
 - □ 7.5.1 Configurable Flip-Flops
 - 7.6 JK Flip-Flop
 - 7.7 Summary of Terminology
 - 7.8 Registers
 - □ 7.8.1 Shift Register
 - 7.8.2 Parallel-Access Shift Register

- Brown and Vranesic (cont)
 - 7 Flip-Flops, Registers, Counters and a Simple Processor (cont)
 - 7.9 Counters
 - 7.9.1 Asynchronous Counters
 - 7.9.2 Synchronous Counters
 - 7.9.3 Counters with Parallel Load
 - 7.10 Reset Synchronization

- Brown and Vranesic (cont)
 - 7 Flip-Flops, Registers, Counters and a Simple Processor (cont)
 - 7.11 Other Types of Counters
 - 7.11.1 BCD Counter
 - □ 7.11.2 Ring Counter
 - □ 7.11.3 Johnson Counter
 - 7.11.4 Remarks on Counter Design


- Brown and Vranesic (cont)
 - 8 Synchronous Sequential Circuits
 - 8.1 Basic Design Steps
 - 8.1.1 State Diagram
 - 8.1.2 State Table
 - 8.1.3 State Assignment
 - 8.1.4 Choice of Flip-Flops and Derivation of Next-State and Output Expressions
 - 8.1.5 Timing Diagram
 - 8.1.6 Summary of Design Steps

- Brown and Vranesic (cont)
 - 8 Synchronous Sequential Circuits (cont)
 - 8.2 State-Assignment Problem
 - One-Hot Encoding
 - 8.7 Design of a Counter Using the Sequential Circuit Approach
 - 8.7.1 State Diagram and State Table for Modulo-8 Counter
 - 8.7.2 State Assignment
 - 8.7.3 Implementation Using D-Type Flip-Flops
 - 8.7.4 Implementation Using JK-Type Flip-Flops
 - 8.7.5 Example A Different Counter

Roth


- 11 Latches and Flip-Flops
 - 11.5 S-R Flip-Flop
 - 11.6 J-K Flip-Flop
 - 11.7 T Flip-Flop
 - 11.8 Flip-Flops with Additional Inputs
 - 11.9 Summary
- 12 Registers and Counters
 - 12.5 Counter Design Using S-R and J-K Flip-Flops
 - 12.6 Derivation of Flip-Flop Input Equations Summary

- Allows J = K = 1 condition
 - Implemented with a gated SR latch and feedback of Q and Q*
 - Q toggles (Q+ = Q') on J = K = 1




The JK Flip-Flop (cont)

- Characteristic table and equation
 - Karnaugh map of characteristic table
 - Characteristic equation
 - $Q^{+} = JQ' + K'Q$



The JK Flip-Flop (cont)

- Implementation using a D flip-flop
 - Characteristic Function at D input




State table


 $NS(Q^+)$


PS (Q)	JK = 00	01	10	11
0	0	0	1	1
1	1	0	1	0

State diagram




- With clock circuitry and timing
 - Positive edge triggered JK flip-flop






- Master Slave JK Flip-Flop
 - Rising edge triggered
 - note CLK inverted to master




- Master Slave JK Flip-Flop
 - Falling edge triggered
 - note CLK (CP) inverted to slave



- Master active on CLK = 1
- Slave active on CLK = 0
 - Latch data in master on CLK = 1
 - Transfer data to slave (output) on CLK = 0
- Timing Diagram Initial Conditions
 - \Box CLK = 0, J = 1, K = 0, Y = 0, Q = 0

Timing Diagram




The JK Flip-Flop (cont)

- What happens if J = K = 1 for an indefinite period of time (i.e., much greater than clock period)?
 - Output oscillates at ½ the frequency of the clock
 - Divide by two counter

The T (Toggle or Trigger) Flip-Flop

- Connect J and K inputs together
 - Combined input "T"




State Table

NS (Q+)

PS (Q)	T = 0	T=1
0	0	1
1	1	0


State Diagram



The T Flip-Flop (from JK/D)

- 3 bit binary counter design example
 - "State" refers to Q's of flip-flops
 - 3 bits, 8 states
 - Decimal 0 through 7
- No inputs
 - Transition on every clock edge
 - i.e., state changes on every clock edge
 - Assume clocked, synchronous flip-flops


State Diagram



State table


	PS			NS	
Α	В	С	A ⁺	B ⁺	C+
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	1	0	1
1	0	1	1	1	0
1	1	0	1	1	1
1	1	1	0	0	0


Next State Maps



$$A^+ = AB' + AC' + A'BC = D_A$$

 $B^+ = B'C + BC' = D_B$
 $C^+ = C' = D_C$






- Using D flip-flops, inputs are derived directly from next state maps
 - \Box D = Q⁺
- Using T flip flops
 - Excitation table (used for design)
 - $T = Q XOR Q^+$
 - Need to find inputs to T flip-flops
 - Mapping state changes
 - \square Q \rightarrow Q+ requires T = ?


- T Flip-Flop Excitation Table
 - \Box T = Q XOR Q⁺

Q	Q ⁺	Т
0	0	0
0	1	1
1	0	1
1	1	0

State Variable A


$$\Box$$
 $T_A = A^+ (XOR) A$






State Variable B

$$\Box$$
 $T_B = B^+ (XOR) B$




$$B^+ = B'C + BC' = D_B$$



State Variable C

$$\Box$$
 $T_C = C^+ (XOR) C$




C			
00	01	11	10
T=1	T=1	T=1	T=1
T=1	T=1	T=1	T=1
	00 T=1	00 01 T=1 T=1	00 01 11 T=1 T=1


 $T_C = 1$

- Implement design using T Flip-Flops with asynchronous preset and clear
 - Asynchronous preset (PRN) and clear (CLRN) override clock and other inputs
 - Preset : Q → 1, Clear : Q → 0
 - Used to initialize system (all flip-flops) to known state
 - Bubbles indicate "low true" or "active low"
 - □ TA = BC, TB = C, TC = 1


Schematic



- Timing Diagram
 - □ QA toggles when B = C = 1
 - QB toggles when C = 1
 - QC toggles on every clock edge




State Diagram



State Table

	PS			NS	
Α	В	С	A ⁺	B ⁺	C+
0	0	0	1	0	0
0	0	1	X	Χ	Χ
0	1	0	0	1	1
0	1	1	0	0	0
1	0	0	1	1	1
1	0	1	X	Χ	Χ
1	1	0	X	Χ	Χ
1	1	1	0	1	0


Next State Maps



$$A^{+} = B' = D_{A}$$


$$B^{+} = A + BC' = D_{B}$$

$$C^{+} = AB' + BC' = D_{C}$$




- JK Flip-Flop Excitation Table
 - Recall JK state diagram
 - Create excitation table from state diagram


$$Q^+ = JQ' + K'Q$$




State Variable A


$$A^+ = B'$$









- State Variable B
 - $B^{+} = A + BC'$










$$K_B = A'C$$

- State Variable C
 - \Box C⁺ = AB' + BC'







 $K_C = 1$