## DUAL 5V RAIL-TO-RAIL PRECISION OPERATIONAL AMPLIFIER

## GENERAL DESCRIPTION

The ALD2702 is a dual monolithic operational amplifier intended primarily for a wide range of analog applications in +5 V single power supply and $\pm 5 \mathrm{~V}$ dual power supply systems as well as +4 V to +12 V battery operated systems. All device characteristics are specified for +5 V single supply or $\pm 2.5 \mathrm{~V}$ dual supply systems. The device has an input stage that operates to +300 mV above and -300 mV below the supply voltages with no adverse effects and/or phase reversals. It offers popular industry pin configuration.

The ALD2702 has been developed specifically with the +5 V single supply or $\pm 2.5 \mathrm{~V}$ dual supply user in mind. Several important characteristics of the device make many applications easy to implement for these supply voltages. First, the operational amplifier can operate with rail to rail input and output voltages. This feature allows numerous analog serial stages to be implemented without losing operating voltage margin. Secondly, the device was designed to accommodate mixed applications where digital and analog circuits may work off the same 5 V power supply. Thirdly, the output stage can drive up to 400 pF capacitive and $5 \mathrm{~K} \Omega$ resistive loads in non-inverting unity gain connection and double the capacitance in the inverting unity gain mode.

These features, coupled with extremely low input currents, high voltage gain, useful bandwidth of 1.5 MHz , a slew rate of $1.9 \mathrm{~V} / \mu \mathrm{s}$, low power dissipation, low offset voltage and temperature drift, make the ALD2702 a truly versatile, user friendly, operational amplifier.

The ALD2702 is designed and fabricated with silicon gate CMOS technology, and offers less than 1pA typical input bias current. On-chip offset voltage trimming allows the device to be used without nulling in most applications. The device offers typical offset drift of less than $7 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ which eliminates many trim or temperature compensation circuits. For precision applications, the ALD2702 is designed to settle to $0.01 \%$ in $8 \mu \mathrm{~s}$.

## FEATURES

- Rail-to-rail input and output voltage range
- Symmetrical push-pull class AB output drivers
- All parameters specified for +5 V single supply or $\pm 2.5 \mathrm{~V}$ dual supply systems
- High load capacitance capability -- drives up to 4000 pF typical
- No frequency compensation required -unity gain stable
- Extremely low input bias currents -<1.0pA typical
- Ideal for high source impedance applications
- Dual power supply $\pm 2.5 \mathrm{~V}$ to $\pm 6 \mathrm{~V}$ operation
- Single power supply +5 V to +12 V operation
- High voltage gain -- typically $85 \mathrm{~V} / \mathrm{mV}$ @ $\pm 2.5 \mathrm{~V}$ and $250 \mathrm{~V} / \mathrm{mV} @ \pm 5.0 \mathrm{~V}$
- Drive as low as $2 \mathrm{~K} \Omega$ load with 5 mA drive current
- Output short circuit protected
- Unity gain bandwidth of 1.5 MHz
- Slew rate of $1.9 \mathrm{~V} / \mu \mathrm{s}$
- Low power dissipation


## APPLICATIONS

- Voltage follower/buffer
- Charge integrator
- Photodiode amplifier
- Data acquisition systems
- High performance portable instruments
- Signal conditioning circuits
- Sensor and transducer amplifiers
- Low leakage amplifiers
- Active filters
- Sample/Hold amplifier
- Picoammeter
- Current to voltage converter
- Coaxial cable driver


## PIN CONFIGURATION



## ORDERING INFORMATION

| Operating Temperature Range * |  |  |
| :--- | :--- | :--- |
| $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| 8-Pin | 8-Pin | 8-Pin |
| CERDIP | Small Outline | Plastic Dip |
| Package | Package (SOIC) | Package |
| ALD2702A DA | ALD2702A SA | ALD2702A PA |
| ALD2702B DA | ALD2702B SA | ALD2702B PA |
| ALD2702 DA | ALD2702 SA | ALD2702 PA |

[^0]Supply voltage, $\mathrm{V}+$ referenced to V -

Supply voltage, $\mathrm{V}_{\mathrm{S}}$ referenced to V -
$\qquad$
Differential input voltage range 0.3 V to $\mathrm{V}++0.3 \mathrm{~V}$

Power dissipation
$\qquad$
Operating temperature range
PA, SA package $\qquad$ $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
DA package $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Storage temperature range $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead temperature, 10 seconds $+260^{\circ} \mathrm{C}$

OPERATING ELECTRICAL CHARACTERISTICS
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}$ unless otherwise specified

| Parameter | Symbol | 2702A |  |  | 2702B |  |  | 2702 |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |  |
| Supply Voltage | $\begin{array}{\|l\|} \hline \mathrm{V}_{\mathrm{S}} \\ \mathrm{~V}+ \end{array}$ | $\begin{array}{r}  \pm 2.0 \\ 4.0 \end{array}$ |  | $\begin{array}{\|l} \hline \pm 6.0 \\ 12.0 \end{array}$ | $\begin{array}{r}  \pm 2.0 \\ 4.0 \end{array}$ |  | $\begin{array}{\|l} \hline \pm 6.0 \\ 12.0 \end{array}$ | $\begin{array}{\|r} \hline \pm 2.0 \\ 4.0 \end{array}$ |  | $\begin{aligned} & \pm 6.0 \\ & 12.0 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ | Single Supply |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ |  |  | $\begin{aligned} & 1.0 \\ & 1.5 \end{aligned}$ |  |  | $\begin{aligned} & 2.0 \\ & 3.0 \end{aligned}$ |  |  | $\begin{aligned} & 5.0 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{S}} \leq 100 \mathrm{~K} \Omega \\ & 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C} \end{aligned}$ |
| Input Offset Current | los |  | 1.0 | $\begin{array}{r} 20 \\ 240 \end{array}$ |  | 1.0 | $\begin{array}{r} 20 \\ 240 \end{array}$ |  | 1.0 | $\begin{array}{r} 20 \\ 240 \end{array}$ | $\begin{aligned} & \mathrm{pA} \\ & \mathrm{pA} \end{aligned}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C} \end{aligned}$ |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ |  | 1.0 | $\begin{array}{r} 20 \\ 300 \end{array}$ |  | 1.0 | $\begin{array}{r} 20 \\ 300 \end{array}$ |  | 1.0 | $\begin{array}{r} 20 \\ 300 \end{array}$ | $\begin{aligned} & \mathrm{pA} \\ & \mathrm{pA} \end{aligned}$ | $\begin{aligned} & \mathrm{T}_{A}=25^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C} \end{aligned}$ |
| Input Voltage Range | VIR | $\begin{aligned} & -0.3 \\ & -2.8 \end{aligned}$ |  | $\begin{array}{r} 5.3 \\ +2.8 \end{array}$ | $\begin{aligned} & -0.3 \\ & -2.8 \end{aligned}$ |  | $\begin{array}{r} 5.3 \\ +2.8 \end{array}$ | $\begin{aligned} & -0.3 \\ & -2.8 \end{aligned}$ |  | $\begin{array}{r} 5.3 \\ +2.8 \end{array}$ | $\stackrel{V}{V}$ | $\begin{aligned} & \mathrm{V}+=+5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V} \end{aligned}$ |
| Input Resistance | RIN |  | $10^{12}$ |  |  | $10^{12}$ |  |  | $10^{12}$ |  | $\Omega$ |  |
| Input Offset Voltage Drift | TCVos |  | 7 |  |  | 7 |  |  | 7 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ | $\mathrm{R}_{\mathrm{S}} \leq 100 \mathrm{~K} \Omega$ |
| Power Supply Rejection Ratio | PSRR | $\begin{aligned} & 65 \\ & 65 \end{aligned}$ | $\begin{aligned} & 83 \\ & 83 \end{aligned}$ |  | $\begin{aligned} & 65 \\ & 65 \end{aligned}$ | $\begin{aligned} & 83 \\ & 83 \end{aligned}$ |  | $\begin{aligned} & 63 \\ & 63 \end{aligned}$ | $\begin{aligned} & 83 \\ & 83 \end{aligned}$ |  | dB | $\begin{aligned} & \mathrm{Rs} \leq 100 \mathrm{~K} \Omega \\ & 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C} \end{aligned}$ |
| Common Mode Rejection Ratio | CMRR | $\begin{aligned} & 65 \\ & 65 \end{aligned}$ | 83 83 |  | $\begin{aligned} & 65 \\ & 65 \end{aligned}$ | 83 83 |  | $\begin{aligned} & 63 \\ & 63 \end{aligned}$ | $\begin{aligned} & 83 \\ & 83 \end{aligned}$ |  | dB | $\begin{aligned} & \mathrm{R}_{\mathrm{S}} \leq 100 \mathrm{~K} \Omega \\ & 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C} \end{aligned}$ |
| Large Signal Voltage Gain | Av | 15 | $\begin{array}{r} 28 \\ 100 \end{array}$ |  | 15 | $\begin{array}{r} 28 \\ 100 \end{array}$ |  | 12 | $\begin{array}{r} 28 \\ 100 \end{array}$ |  | $\begin{aligned} & \mathrm{V} / \mathrm{mV} \\ & \mathrm{~V} / \mathrm{mV} \end{aligned}$ | $\begin{aligned} & R_{L}=10 K \Omega \\ & R_{L} \geq 1 M \Omega \end{aligned}$ |
| Output <br> Voltage <br> Range | Vo low Vo high | 4.99 | $\begin{aligned} & 0.002 \\ & 4.998 \end{aligned}$ | 0.01 | 4.99 | $\begin{aligned} & 0.002 \\ & 4.998 \end{aligned}$ | 0.01 | 4.99 | $\begin{aligned} & 0.002 \\ & 4.998 \end{aligned}$ | 0.01 | V | $\begin{aligned} & R L=1 M \Omega \text { Single supply } \\ & 0^{\circ} \mathrm{C} \leq T_{A} \leq+70^{\circ} \mathrm{C} \end{aligned}$ |
|  | Vo low $V_{0}$ high | 2.40 | $\begin{array}{r} -2.44 \\ 2.44 \end{array}$ | -2.40 | 2.40 | $\begin{array}{r} -2.44 \\ 2.44 \end{array}$ | -2.40 | 2.40 | $\begin{array}{r} -2.44 \\ 2.44 \end{array}$ | -2.40 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ | $\begin{aligned} & R_{L}=10 K \Omega \text { Dual supply } \\ & 0^{\circ} \mathrm{C} \leq T_{A} \leq+70^{\circ} \mathrm{C} \end{aligned}$ |
| Output Short Circuit Current | Isc |  | 8 |  |  | 8 |  |  | 8 |  | mA |  |
| Supply Current | Is |  | 2.0 | 3.0 |  | 2.0 | 3.0 |  | 2.0 | 3.0 | mA | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ No Load |
| Power <br> Dissipation | PD |  | 10 | 15.0 |  | 10 | 15.0 |  | 10 | 15.0 | mW | Both amplifiers $\mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}$ |
| Input Capacitance | CIN |  | 1 |  |  | 1 |  |  | 1 |  | pF |  |
| Bandwidth | Bw | 0.7 | 1.5 |  | 0.7 | 1.5 |  | 0.7 | 1.5 |  | MHz |  |
| Slew Rate | $\mathrm{S}_{\mathrm{R}}$ | 1.1 | 1.9 |  | 1.1 | 1.9 |  | 1.1 | 1.9 |  | V/us | $\mathrm{A}_{\mathrm{V}}=+1 \mathrm{R}_{\mathrm{L}}=10 \mathrm{~K} \Omega$ |
| Rise time | $\mathrm{tr}_{r}$ |  | 0.2 |  |  | 0.2 |  |  | 0.2 |  | $\mu \mathrm{s}$ | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{~K} \Omega$ |
| Overshoot <br> Factor |  |  | 10 |  |  | 10 |  |  | 10 |  | \% | $R \mathrm{~L}=10 \mathrm{~K} \Omega \mathrm{CL}=100 \mathrm{pF}$ |

OPERATING ELECTRICAL CHARACTERISTICS (cont'd)
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \mathrm{Vs}= \pm 2.5 \mathrm{~V}$ unless otherwise specified

| Parameter | Symbol | 2702A |  |  | 2702B |  |  | 2702 |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |  |
| Maximum Load Capacitance | CL |  | $\begin{array}{r} 400 \\ 4000 \end{array}$ |  |  | $\begin{array}{r} 400 \\ 4000 \end{array}$ |  |  | $\begin{array}{r} 400 \\ 4000 \end{array}$ |  | $\begin{aligned} & \mathrm{pF} \\ & \mathrm{pF} \end{aligned}$ | $\begin{aligned} & \text { Gain }=1 \\ & \text { Gain }=5 \end{aligned}$ |
| Input Noise Voltage | $e_{n}$ |  | 26 |  |  | 26 |  |  | 26 |  | $n \mathrm{~V} / \sqrt{\mathrm{Hz}}$ | $f=1 \mathrm{KHz}$ |
| Input Current Noise | $i_{n}$ |  | 0.6 |  |  | 0.6 |  |  | 0.6 |  | $\mathrm{fA} / \sqrt{\mathrm{Hz}}$ | $f=10 \mathrm{~Hz}$ |
| Settling Time | $\mathrm{t}_{\text {s }}$ |  | 8.0 3.0 |  |  | 8.0 3.0 |  |  | 8.0 3.0 |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ | $\begin{aligned} & 0.01 \% \\ & 0.1 \% A_{V}=-1 \\ & R_{L}=5 K \Omega \quad C_{L}=50 p F \end{aligned}$ |

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ Vs $= \pm 5.0 \mathrm{~V}$ unless otherwise specified

| Parameter | Symbol | 2702A |  |  | 2702B |  |  | 2702 |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |  |
| Power Supply Rejection Ratio | PSRR |  | 83 |  |  | 83 |  |  | 83 |  | dB | $\mathrm{R}_{\mathrm{S}} \leq 100 \mathrm{~K} \Omega$ |
| Common Mode Rejection Ratio | CMRR |  | 83 |  |  | 83 |  |  | 83 |  | dB | $\mathrm{R}_{S} \leq 100 \mathrm{~K} \Omega$ |
| Large Signal Voltage Gain | $A_{V}$ |  | 250 |  |  | 250 |  |  | 250 |  | V/mV | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{~K} \Omega$ |
| Output Voltage Range | Volow $V_{O}$ high | 4.8 | $\begin{array}{r} -4.90 \\ 4.93 \\ \hline \end{array}$ | -4.8 | 4.8 | $\begin{array}{r} -4.90 \\ 4.93 \\ \hline \end{array}$ | -4.8 | 4.8 | $\begin{array}{r} -4.90 \\ 4.93 \\ \hline \end{array}$ | -4.8 | V | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{~K} \Omega$ |
| Bandwidth | $B_{W}$ |  | 1.7 |  |  | 1.7 |  |  | 1.7 |  | $\mathrm{MH}_{\mathrm{Z}}$ |  |
| Slew Rate | $\mathrm{S}_{\mathrm{R}}$ |  | 2.8 |  |  | 2.8 |  |  | 2.8 |  | $\mathrm{V} / \mathrm{\mu s}$ | $\begin{aligned} & A_{V}=+1 \\ & C_{L}=50 \mathrm{pF} \end{aligned}$ |

$\mathrm{V}_{\mathrm{S}}=+5.0 \mathrm{~V}-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Symbol | 2702A DA |  |  | 2702B DA |  |  | 2702 DA |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |  |
| Input Offset Voltage | V ${ }_{\text {OS }}$ |  |  | 2.0 |  |  | 4.0 |  |  | 7.0 | mV | $\mathrm{R}_{\mathrm{S}} \leq 100 \mathrm{~K} \Omega$ |
| Input Offset Current | los |  |  | 8.0 |  |  | 8.0 |  |  | 8.0 | nA |  |
| Input Bias Current | IB |  |  | 10.0 |  |  | 10.0 |  |  | 10.0 | $n A$ |  |
| Power Supply Rejection Ratio | PSRR | 60 | 75 |  | 60 | 75 |  | 60 | 75 |  | dB | $\mathrm{RS} \leq 100 \mathrm{~K} \Omega$ |
| Common Mode Rejection Ratio | CMRR | 60 | 83 |  | 60 | 83 |  | 60 | 83 |  | dB | $\mathrm{R}_{S} \leq 100 \mathrm{~K} \Omega$ |
| Large Signal Voltage Gain | AV | 10 | 25 |  | 10 | 25 |  | 7 | 25 |  | V/mV | $R_{L} \leq 10 \mathrm{~K} \Omega$ |
| Output Voltage Range | Volow Vo high | 4.8 | $\begin{aligned} & 0.1 \\ & 4.9 \end{aligned}$ | 0.2 | 4.8 | $\begin{aligned} & \hline 0.1 \\ & 4.9 \end{aligned}$ | 0.2 | 4.8 | $\begin{aligned} & 0.1 \\ & 4.9 \end{aligned}$ | 0.2 | V | $\mathrm{R}_{\mathrm{L}} \leq 10 \mathrm{~K} \Omega$ |

## Design \& Operating Notes:

1. The ALD2702 CMOS operational amplifier uses a 3 gain stage architecture and an improved frequency compensation scheme to achieve large voltage gain, high output driving capability, and better frequency stability. The ALD2702 is internally compensated for unity gain stability using a novel scheme. This design produces a clean single pole roll off in the gain characteristics while providing for more than 70 degrees of phase margin at the unity gain frequency. A unity gain buffer using the ALD2702 will typically drive 400 pF of external load capacitance without stability problems. In the inverting unity gain configuration, it can drive up to 800 pF of load capacitance. Compared to other CMOS operational amplifiers, the ALD2702 has shown itself to be more resistant to parasitic oscillations.
2. The ALD2702 has complementary p-channel and n-channel input differential stages connected in parallel to accomplish rail-to-rail input common mode voltage range. With the common mode input voltage close to the power supplies, one of the two differential stages is switched off internally. To maintain compatibility with other operational amplifiers, this switching point has been selected to be about 1.5 V above the negative supply voltage. As offset voltage trimming on the ALD2702 is made when the input voltage is symmetrical to the supply voltages, this internal switching does not affect a large variety of applications such as an inverting amplifier or non-inverting amplifier with a gain greater than 2.5 ( 5 V operation), where the common mode voltage does not make excursions below this switching point.
3. The input bias and offset currents are essentially input protection diode reverse bias leakage currents, and are typically less than 1pA at room temperature. This low input bias current assures that the analog signal from the source will not be distorted by input bias currents. For applications where source impedance is very high, it may be necessary to limit noise and hum pickup through proper shielding.
4. The output stage consists of class $A B$ complementary output drivers, capable of driving a low resistance load. The output voltage swing is limited by the drain to source on-resistance of the output transistors as determined by the bias circuitry, and the value of the load resistor. When connected in the voltage follower configuration, the oscillation resistant feature, combined with the rail to rail input and output feature, makes the ALD2702 an effective analog signal buffer for medium to high source impedance sensors, transducers, and other circuit networks.
5. The ALD2702 operational amplifier has been designed with static discharge protection. Internally, the design has been carefully implemented to minimize latch up. However, care must be exercised when handling the device to avoid strong static fields. In using the operational amplifier, the user is advised to power up the circuit before, or simultaneously with, any input voltages applied and to limit input voltages to not exceed 0.3 V of the power supply voltage levels. Alternatively, a $100 \mathrm{~K} \Omega$ or higher value resistor at the input terminals will limit input currents to acceptable levels while causing very small or negligible accuracy effects.

## TYPICAL PERFORMANCE CHARACTERISTICS



## TYPICAL PERFORMANCE CHARACTERISTICS





VOLTAGE NOISE DENSITY AS A FUNCTION OF FREQUENCY


OPEN LOOP VOLTAGE GAIN AS A FUNCTION OF FREQUENCY



LARGE - SIGNAL TRANSIENT RESPONSE


SMALL - SIGNAL TRANSIENT
RESPONSE


## TYPICAL APPLICATIONS

RAIL-TO-RAIL VOLTAGE FOLLOWER/BUFFER


## LOW OFFSET SUMMING AMPLIFIER

PHOTO DETECTOR CURRENT TO VOLTAGE CONVERTER


Performance waveforms.
Upper trace is the output of a Wien Bridge Oscillator. Lower trace is the output of Rail-to-Rail voltage follower.


WIEN BRIDGE OSCILLATOR (RAIL-TO -RAIL) SINE WAVE GENERATOR


* See rail to rail waveform


[^0]:    * Contact factory for industrial temperature range

