


# Power Considerations

## Hard Limits

bipolar:  $I_c = I_{cs} e^{V_{be}/V_T} \rightarrow I_c \text{ can't go negative}$

$$I_c = I_{cs} e^{V_{be}/V_T} - \frac{I_{cs} e^{V_{bc}/V_T}}{\beta}$$




these two limits are called cutoff and saturation.


Additional limits:

Maximum collector voltage:


Case 1; base at high impedance:



Case 2; base at low (near zero) impedance:



Difference is in the current gain of the transistor:



avalanche multiplication factor =  $M(V_{cb})$

$$\approx \frac{1}{1 - [V_{cb} / V_{cb0}]^n}$$

$2 < n < 6$

empirically.

collector-base breakdown with base shorted at  $V_{cb0}$ .  
breakdown when  $M = \infty$

when:  $I_{b_{ex}} = I_{AV} = I_{b_{int}} = 0$ ;  $V_{ce0}$  occurs.

$$= M I_c - \frac{I_c}{\beta} \Rightarrow V_{ce0} \text{ when } M = 1/\beta.$$

Current limits:

Power dissipation.


High-level effects:

Kirk effect (base product)




High-level injection in base.  $I_c$

Power limits (checking).



No. 50 for CE stage:



Maximum positive swing set by:


- difference between bias and breakdown.
- inability to reverse transistor current

$$\Delta V_{out} \uparrow = I_{CQ} \times R_{eq}$$

Maximum Negative Swing set by:

- Quiescent voltage - CE saturation voltage.
- Any limits on  $I_C$ .

Best loadline:




bias point

midway between breakdown & saturation.


FETS:

Limits are

Breakdown,  
upper  $V_{DS}$  limit.




Output Knee;  
lower  $V_{DS}$  limit.



Input Diode

$V_{GS\ max} \approx 0.7\ V$   
upper limit on  $V_{GS}$   
 $\Rightarrow$  upper limit on  $I_D$




Pinch-off

$I_D$  can't be negative  
lower limit on  $I_D$   
upper limit on  $V_{GS}$




Best loadline for FET



$$P_{max} = \frac{1}{8} (V_{dr} - V_{min}) (I_{max})$$

if  $R_L = \frac{V_{dr} - V_{min}}{I_{max}}$

These are hard limits on Power output:



Third-order intercept:

small nonlinearities:  $I_d \approx I_{dss} \left(1 - \frac{V_{gs}}{V_p}\right)^2$  Fet.

$$\delta I_d \approx g_m \delta V_{gs} + k \delta V_{gs}^2 + \dots$$

$$I_c = \alpha I_e e^{V_{be}/V_T}$$
 BJT

$$\delta I_c \approx g_m V_{be} + k_2 \delta V_{be}^2 + k_3 \delta V_{be}^3 + \dots$$

$C_{be}, C_{gs}, C_{gd}, C_{cb}$  all vary with voltage.

$$C_{be} = C_{be0} + \frac{q}{kT} \frac{\partial g_m}{\partial I_c} \frac{\partial I_c}{\partial V_{be}} \delta V_{be}$$

$$C_{cb} = C_{cb0} / (1 + V_{cb}/\phi)^{1/2}$$
 if an. form doping.



General Circuit has some "Taylor series" behavior.

$$V_{out} = A_v V_{in} + K_1 V_{in}^2 + K_2 V_{in}^3 + \dots \text{ to } n \text{ amp.}$$

Not really general enough: nonlinear capacitors give nonlinear terms which have phase shifts, etc

If input signal is sine wave ( $e^{\pm j\omega t}$ )


$$A_v V_{in} \rightarrow A_v e^{\pm j\omega t} v_i$$

$$K_1 V_{in}^2 \rightarrow A_v (e^{j\omega t} + e^{-j\omega t})^2 v_i^2$$


terms at dc and at  $\pm 2\omega$   
proportional to  $V_{in}^2$

$$K_2 V_{in}^3 \rightarrow$$

terms at  $\omega$ ,  $3\omega$  &  $e^{\pm j\omega t}$  &  $e^{\pm j3\omega t}$   
proportional to  $V_{in}^3$



Real problem in communication



$$V_{in} = v_1(e^{+j\omega_1 t} + e^{-j\omega_1 t}) + v_2(e^{+j\omega_2 t} + e^{-j\omega_2 t}) \quad v_1 = v_2$$

Quadratic term gives responses at DC and  $\pm\omega_1 \pm \omega_2$   
 $\Rightarrow$  1 MHz, 201 MHz  
 $\rightarrow$  outside band, Filtered out.


Cubic term gives responses at  $\omega_3$

$$v_1(e^{+j\omega_1 t} + e^{-j\omega_1 t} + e^{+j\omega_2 t} + e^{-j\omega_2 t})^3$$

$\rightarrow$  responses at  $\omega_1, \omega_2$  (dont care)  
 and at  $\omega_3$   $e^{j\omega_2 t} e^{j\omega_2 t} e^{-j\omega_1 t} \Rightarrow 101 \text{ MHz}$

$\Rightarrow$  interference with desired signal.

Increasing Input Power:



for  $P \ll P_{30i}$

$$\{P_{desired} - P_{undesired}\} (dB) = 2 \{P_{desired} - P_{30i}\}$$