112-GHz, 157-GHz, and 180-GHz InP HEMT Traveling-Wave Amplifiers

Bipul Agarwal, Adele E. Schmitz, J. J. Brown, Mehran Matloubian, Michael G. Case, Senior Member, IEEE, M. Le, M. Lui, and Mark J. W. Rodwell

Abstract—We report traveling-wave amplifiers having 1–112 GHz bandwidth with 7 dB gain, and 1–157 GHz bandwidth with 5 dB gain. A third amplifier exhibited 5 dB gain and a 180-GHz high-frequency cutoff. The amplifiers were fabricated in a 0.1-/m gate length InGaAs/InAlAs HEMT MIMIC technology. The use of gate-line capacitive-division, cascode gain cells and low-loss elevated coplanar waveguide lines have yielded record bandwidth broad-band amplifiers.

Index Terms—Distributed amplifier, MMIC, traveling-wave amplifier, TWA.

I. INTRODUCTION

ROAD-BAND amplifiers find applications as gain blocks in multigigabit fiber-optic receivers and as preamplifiers in broad-band instrumentation. Future 100- and 160-Gbit/s optical transmission systems will require amplifiers with very high bandwidths. High-electron mobility transfer (HEMT) traveling-wave amplifiers (TWA’s) with ≈100 GHz bandwidths have been demonstrated [1]–[3]. Pusl et al. [2] used capacitive voltage division [4] on the gate synthetic line to obtain 11 dB gain over a 1–96-GHz bandwidth. Capacitive division decreases the frequency-dependent losses on the gate synthetic transmission line. With these losses reduced, the number of TWA cells can be increased to increase TWA gain. In this manner, the feasible gain for a given design bandwidth is increased. With very small capacitive division ratios, losses associated with the HEMT input resistance are reduced to the point where other loss mechanisms are significant. If the dominant loss mechanisms are the HEMT series input resistance and shunt output conductance, the capacitive-division TWA can obtain gain–bandwidth products limited by the transistor power gain cutoff frequency $f_{TAX}$. If a cascode cell is used as the transconductance element with the TWA, the gain–bandwidth product can be increased well beyond the transistor $f_{TAX}$.

For design bandwidths above 100 GHz, TWA design is strongly impacted by both the losses and physical dimensions of the synthetic transmission lines. With small capacitive division ratios and design bandwidths above 100 GHz, transmission-line skin-effect losses impact the feasible amplifier bandwidth, and the required transmission-line lengths become shorter than the physical dimensions of the HEMT’s, making the physical layout unrealizable. By using coplanar waveguide (CPW) transmission-lines with the center conductor raised ∼2 μm above the substrate [5], [6], the CPW effective dielectric constant is reduced, reducing the line skin-effect losses and increasing the wave velocity. Bandwidth is improved, and the physical layout becomes realizable.

Using gate line capacitive division and elevated CPW, we have fabricated TWA’s with 1–112 GHz bandwidth at 7–10 dB gain and 1–157 GHz bandwidth at 5 dB gain. A third amplifier, processed on a wafer with a higher HEMT $f_T$, exhibited 5 dB gain and a 180-GHz high-frequency cutoff.

II. THEORY

Traveling-wave amplifiers are broad-band circuits whose gain–bandwidth product substantially exceeds the transistor...
current-gain cutoff frequency \( f_c \). In TWA’s, transistor input and output capacitances are absorbed into synthetic transmission lines (LC ladder networks). Amplifier bandwidth is then limited by the synthetic-line (Bragg) cutoff frequency, by frequency-dependent losses associated with the transistor input and output resistances, and by transmission-line losses. TWA design theory is described clearly in [7]. In the analysis below we show [2], [8] that with gate-line capacitive division, the gain–bandwidth product of a common-source TWA approaches the transistor \( f_c \). With cascode gain cells and capacitive division, feasible gain at a given design bandwidth is, in principle, constrained by the cascode cells’ maximum available gain, although circuit size, power consumption, and line loss considerations will set feasible gains well below this limit.

Fig. 1 shows complete and simplified HEMT small-signal equivalent circuit models. Because of feedback through \( C_{gd} \), TWA analysis with the full HEMT model is complex, and the simplified model of Fig. 1(b) will instead be used. Fig. 1(b) models only the dominant parasitics, e.g., the gate-source capacitance \( C_{gs} \), the input resistance \( r_i \), the transconductance \( g_m \), and the output resistance \( r_{ds} \). These elements scale with HEMT gate width (device area) \( W_g \), with \( g_m \) and \( C_{gs} \) proportional to \( W_g \) and \( r_i \), and \( r_{ds} \) proportional to \( W_g^{-2} \). \( f_T = g_m/2\pi C_{gs} \) and \( f_{\text{max}} = f_T \sqrt{r_{ds}/4r_i} \) are independent of \( W_g \).

Design relationships for synthetic lines are now required. The synthetic line of Fig. 2(a) is lossless for frequencies below the Bragg cutoff frequency \( f_B = 1/(\pi\sqrt{LC}) \), but has very high attenuation for \( f > f_B \). For frequencies well below the Bragg frequency, the synthetic line has characteristic impedance \( Z_0 = \sqrt{L/C} \) and per-section delay \( T = \sqrt{LC} \). If a small series resistance \( R \) is added with a portion \( C_1 \) of the shunt capacitance as in Fig. 2(b), the line becomes lossy. The frequency-dependent loss per section is given by \( e^{-\alpha} \), where

\[
\alpha \simeq 4\pi^2 f^2 C_1^2 R Z/2. \tag{1}
\]

Adding a large shunt loading resistance \( R \) as in Fig. 2(c) introduces a frequency-independent loss per section \( e^{-\alpha} \).

Fig. 1 shows complete and simplified HEMT small-signal equivalent circuit models. Because of feedback through \( C_{gd} \), TWA analysis with the full HEMT model is complex, and the simplified model of Fig. 1(b) will instead be used. Fig. 1(b) models only the dominant parasitics, e.g., the gate-source capacitance \( C_{gs} \), the input resistance \( r_i \), the transconductance \( g_m \), and the output resistance \( r_{ds} \). These elements scale with HEMT gate width (device area) \( W_g \), with \( g_m \) and \( C_{gs} \) proportional to \( W_g \) and \( r_i \), and \( r_{ds} \) proportional to \( W_g^{-2} \). \( f_T = g_m/2\pi C_{gs} \) and \( f_{\text{max}} = f_T \sqrt{r_{ds}/4r_i} \) are independent of \( W_g \).

Design relationships for synthetic lines are now required. The synthetic line of Fig. 2(a) is lossless for frequencies below the Bragg cutoff frequency \( f_B = 1/(\pi\sqrt{LC}) \), but has very high attenuation for \( f > f_B \). For frequencies well below the Bragg frequency, the synthetic line has characteristic impedance \( Z_0 = \sqrt{L/C} \) and per-section delay \( T = \sqrt{LC} \). If a small series resistance \( R \) is added with a portion \( C_1 \) of the shunt capacitance as in Fig. 2(b), the line becomes lossy. The frequency-dependent loss per section is given by \( e^{-\alpha} \), where

\[
\alpha \simeq 4\pi^2 f^2 C_1^2 R Z/2. \tag{1}
\]

Adding a large shunt loading resistance \( R \) as in Fig. 2(c) introduces a frequency-independent loss per section \( e^{-\alpha} \).
Fig. 4. Small-signal model of the amplifier.

are short in comparison with a wavelength and can be modeled with \( LC \) \( \pi \)-sections, resulting in the circuit model of Fig. 3(b). The gate-circuit series lines of characteristic impedance \( Z_{g} \), phase velocity \( v_{g} \), and length \( L_{g} \) are modeled in Fig. 3(b) as the inductances \( L_{g} = Z_{g}/v_{g} \) and the capacitances \( C_{g} = I_{g}/v_{g}Z_{g} \). Similarly, the drain-circuit series lines of characteristic impedance \( Z_{d} \), phase velocity \( v_{d} \), and length \( L_{d} \) are modeled as \( L_{d} = Z_{d}/v_{d} \) and \( C_{d} = I_{d}/v_{d}Z_{d} \), while the drain series stubs are modeled as capacitances \( C_{s} = Z_{stb}/v_{stb} \).

Using the simplified \( LC \) representation, Fig. 4 shows the TW A small-signal equivalent circuit. Both the gate and drain synthetic lines will be designed for characteristic impedance \( Z_{0}, \text{ e.g., } Z_{0,g} = Z_{0,d} = Z_{0}. \) The gate (input) and drain (output) transmission lines are terminated with the synthetic-line characteristic impedance \( R_{g}, \text{ e.g., } R_{g} = r_{g}/v_{g} \) and \( C_{d} = I_{d}/v_{d}Z_{d}, \) while the drain series stubs are modeled as capacitances \( C_{s} = Z_{stb}/v_{stb}Z_{stb}. \)

The case \( M = 1 \) corresponds to a TW A without capacitive division. \( C_{dr} \), the stub capacitance, is introduced to adjust the drain-line per-section delay. In design, \( T_{d} \) is made equal to the gate-line per-section delay \( T_{g}, \text{ e.g., } T_{g} = T_{d} = T. \) This results in the drain currents of the \( N \) HEMT’s collectively adding in-phase at the amplifier output.

For the gate line, the loaded characteristic impedance, per-section delay, Bragg cutoff frequency, and per-section attenuation are

\[
Z_{0,g} = Z_{0} = \sqrt{L_{g}/(C_{g} + MC_{gs})} \\
T_{g} = T = \sqrt{L_{g}/(C_{g} + MC_{gs})} \\
f_{B,g} = 1/\pi \sqrt{L_{g}/(C_{g} + MC_{gs})} \\
\alpha_{g} \approx 4\pi^{2} f_{B}^{2} M^{2} C_{gs}^{2} r_{i} Z_{0}/2.
\]

Similarly for the drain line, the loaded characteristic impedance, per-section delay, Bragg cutoff frequency, and per-section attenuation are

\[
Z_{0,d} = Z_{0} = \sqrt{L_{d}/(C_{d} + MC_{gs})} \\
T_{d} = T = \sqrt{L_{d}/(C_{d} + MC_{gs})} \\
f_{B,d} = 1/\pi \sqrt{L_{d}/(C_{d} + MC_{gs})} \\
\alpha_{d} \approx 4\pi^{2} f_{B}^{2} M^{2} C_{gs}^{2} r_{i} Z_{0}/2.
\]

Equalizing \( Z_{0,g} = Z_{0,d} \) and \( T_{g} = T_{d} \) simply requires that \( L_{g} = L_{d}, C_{g} = C_{d}, \text{ and } C_{dr} = MC_{gs}. \)

Gain–bandwidth limits can now be derived. For each transistor, the input signal propagates through a section of the gate line before driving that transistor’s input and producing a drain current \( Mg_{m}V_{gs}. \) The drain current generates a forward wave on the drain line of amplitude \( Mg_{m}V_{gs}Z_{0}/2. \) Given that we have set \( T_{g} = T_{d}, \) all HEMT outputs add in phase. The overall amplifier gain is

\[
A_{e} = -NGmZ_{0}/2.
\]

The number of HEMT sections is limited by line losses. The input voltage to the \( N \)th stage is attenuated by \( e^{-(N-1)/2}Z_{0}. \) Setting the total gate line losses to \( e^{-1/2} \approx -4 \text{ dB}, \) the maximum number of transistors \( N_{\text{max}} \) for a given desired bandwidth \( f_{BW} \) is given by

\[
4\pi^{2} f_{BW}^{2} N_{\text{max}} Z_{0} = 2 r_{i} Z_{0} \approx 1.
\]

Beyond \( N_{\text{max}}, \) the transistors do not contribute to the output voltage as the driving gate voltage is small. From the drain line losses, the voltage due to the first stage is attenuated by \( e^{-(N-1)/2} \) at the output. Setting the total drain line losses to \( e^{-1/2} \approx -4 \text{ dB}, \) the maximum number of transistors \( N_{\text{max}} \) is thus given by

\[
N_{\text{max}} Z_{0}/2 r_{e} \approx 1.
\]

If there are more stages than \( N_{\text{max}}, \) the output of the first transistor is severely attenuated and does not contribute significantly to the output voltage. Using (6)–(8), the gain–bandwidth product is given by

\[
A_{e} f_{BW} = g_{m}/2\pi C_{gs} \sqrt{r_{ds}/4r_{i}} = f_{\text{max}}.
\]

The maximum TW A gain–bandwidth product is equal to the transistor \( f_{\text{max}}. \) In this analysis, transmission line skin-effect and radiation losses have been neglected. It is important to note that (7) and (8) can only be simultaneously satisfied if capacitive-division is used. Consequently, without capacitive division, the TW A gain–bandwidth product falls below \( f_{\text{max}}. \)

Higher TW A gains at a given design bandwidth are obtained using cascode cells. As a consequence of its high output impedance, the power gain of a cascode pair is considerably higher than for a common-source stage. Fig. 5 compares the maximum available gain (MAG) and maximum stable gain (MSG) of cascode and common-source gains for the specific HEMT’s used in this work. The output impedance of the cascode pair is very high (\( r_{ds}[1 + g_{m}r_{ds}] \) at moderate frequencies), and in a first analysis drain-line losses can then
be neglected. With this assumption, the following design equations can be derived:

\[
\alpha_d \simeq 4\pi^2 f_{BW}^2 M^2 C_{gs} r_i Z_0 / 2
\]
\[
\alpha_d \simeq 0
\]
\[
A_v = -NM g_m Z_0 / 2
\]
\[
4\pi^2 f_{BW}^2 N_{MAX} M^2 C_{gs} r_i Z_0 \simeq 1.
\]

Examining the gain–bandwidth product for this amplifier we obtain

\[
A_v f_{BW}^2 = f_T / 4\pi M C_{gs} r_i.
\]

From (11) it appears that the gain–bandwidth product can be increased arbitrarily to very high values by using aggressive capacitive-division (smaller \(M\)). This conclusion results from neglecting the cascode output conductance and is misleading. The amplifier gain is ultimately limited by the maximum available power gain of the cascode cell at any given frequency. This is not evident from the above analysis because the output impedance of a cascode cell is \(r_{ds}(1 + g_m r_{ds})\) only at low frequencies, and an accurate drain line loss analysis is quite complex. The frequency dependent output impedance of the cascode can be derived by nodal analysis using the model of Fig. 1(b) and is given approximately by

\[
Z_{OUT} = \left\{ \begin{array}{ll}
r_{ds}(1 + g_m r_{ds}), & \text{for } \omega \ll 1/C_{gs} r_{ds} \\
r_{ds} + g_m r_{ds} / j\omega C_{gs}, & \text{for } \omega \gg 1/C_{gs} r_{ds}. \end{array} \right.
\]

This \(Z_{OUT}\) contributes to drain-line losses, with \(\alpha_d \simeq (f/f_T)^2 (Z_0/2r_{ds})\), as per earlier analysis. In the idealized case where drain-line transistor \(Z_{OUT}\) losses dominate, a detailed analysis shows that the TWA gain can approach the maximum available gain of the cascode cell. However, generally \(Z_{OUT}\) for the cascode is sufficiently high that drain-line losses due to the cascode output impedance are much smaller than the drain-line skin-effect losses and can therefore be neglected. The TWA gain is then smaller than the cascode MAG.

For high bandwidths and high capacitive-division ratios (lower \(M\)), the transistor area becomes larger, the per-section length of transmission lines decreases, and the number of cells increases. This causes two difficulties. First, there may be a physical layout problem because of the increased transistor sizes and reduced transmission line lengths. Second, as the number of cells increases, transmission-line skin-effect losses may limit the attainable gain from the amplifier. The skin-effect losses also need to be reduced. If a coplanar waveguide with a raised center conductor [5], [6] is used, both these difficulties are addressed.
III. CIRCUIT DESIGN AND FABRICATION

Using capacitive-division, cascode HEMT cells and coplanar waveguides with raised center conductors, two amplifiers were designed. Fig. 6 shows the circuit diagram. Cascode HEMT’s $Q_1$ and $Q_2$ are used to reduce drain line losses and obtain high gain–bandwidth products. The gate and drain transmission lines are comprised of 75-$\Omega$ coplanar waveguide sections with center conductors raised 2 $\mu$m off the substrate (Fig. 7). These lines have a measured velocity of $1.78 \times 10^8$ m/s and a measured attenuation of 0.22 dB/mm at 20 GHz, increasing as the square root of frequency [6]. The drain line has a short 90-$\Omega$ transmission line section for delay matching between the gate and drain lines. $C_{\text{div}}$ is the division capacitor at the input of the common-source transistor. $R_{d,\text{term}}$, a small damping resistor in the gate of the common-gate transistor, is inserted to provide unconditional amplifier stability. $R_{g,\text{term}}$ is the 50-$\Omega$ gate termination resistor. $R_{d,\text{term}}$, the drain termination resistor, and the drain bias are connected through an off-chip bias tee. This was done because an on-chip resistor did not have enough current capacity to withstand the drain bias current. The two gate bias connections are also shown.

Two amplifiers were designed. The first amplifier had 11 cascode cells with a capacitive division ratio of 0.33 : 1. The simulated gain and bandwidth were 7 dB and 210 GHz, respectively. The second amplifier had eight cells and a capacitive-division ratio of 0.5 : 1. For this amplifier, the simul-
lated gain and bandwidth are 10 dB and 140 GHz, respectively. Fig. 8 shows the two simulations together with the cascode-cell MAG/MSG. The MAG/MSG of a single transistor is also shown for comparison. As the figure indicates, the gate damping resistor reduces the maximum cascode cell gain.

The designs were implemented in a 0.1-μm gate length InGaAs/InAlAs HEMT MMIC technology [9]. Typically, these HEMT’s have $f_{\text{max}} = 300$ GHz and $f_r = 100$ GHz. Fig. 9 shows a photomicrograph of the fabricated chip with 11 cells. The die size is about 2.2 mm × 1 mm.

IV. RESULTS

The amplifiers were tested on-wafer using commercial network analyzers from 0.045–50 GHz and 75–110 GHz. Beyond 110 GHz, we used in-house on-wafer network analysis based upon active probes [10]. Fig. 10 shows the measured forward gain $s_{21}$ of the amplifiers. For the amplifier with 11 cells, the 3-dB bandwidth is 157 GHz and the gain is $\approx 5$ dB. The eight-cell amplifier has 112 GHz bandwidth and 7–10 dB gain with a positive gain slope. The positive gain slope indicates that additional cells could have been added to this amplifier to obtain higher gain with a flatter response. The low frequency cutoff is about 1 GHz and is determined by the gate bias networks and by the output capacitor. Fig. 11 shows the input return loss $s_{11}$, the output return loss $s_{22}$, and the reverse isolation $s_{12}$ of the amplifier. The amplifier output return loss $s_{22}$ shows many resonances because of the off-chip drain-line termination.

The measured amplifier gains and bandwidths shown in Fig. 10 are lower than the design values because of low values of HEMT $f_r$ ($\approx 110$ GHz) on the tested wafer. Recently, a second process lot of amplifiers has been fabricated and tested. In this second process lot, using a modified HEMT design, the HEMT $f_r$ and $f_{\text{max}}$ exceed the design values, and amplifier bandwidth is increased. These amplifiers were tested at NASA/JPL using a 140–220-GHz on-wafer vector network analysis system based upon harmonic mixers and waveguide-coupled micro-coaxial wafer probes. Measured over the 140–220 GHz band, the 11-stage amplifier exhibits 5 dB gain and a 180-GHz high-frequency cutoff. As amplifier bias is varied, there is evidence of potential instability at 190 GHz.

We close with a comment on TWA applications. If TWA’s are to be used in optical fiber links with standard nonreturn to zero (NRZ) line coding, the low frequency response must extend to a frequency $\approx 10^5 : 1$ smaller than the bit rate. Despite capacitive coupling, extended low-frequency response can be obtained in capacitive-division TWA’s using the bias network of Fig. 13. Here, interstage dc blocking is provided by the (small) division capacitor $C_{\text{div}}$. A low-frequency cutoff of $\approx 1$ MHz ($f_{\text{low}} = 1/\pi R_y N C_{\text{div}}$) can be obtained using a large dc bias resistor $R_y \approx 1$ MΩ. With large values of $R_y$ dc bias errors will arise due to the HEMT gate leakage current. This can be suppressed by a closed-loop source/sense arrangement using an op amp integrator.

V. CONCLUSIONS

We have designed and fabricated TWA’s having 1–112 GHz bandwidth with 7-dB gain and 1–157 GHz bandwidth with 5 dB gain. A third amplifier exhibited a 180-GHz high frequency cutoff with a 5-dB gain. Applications are in wideband instruments and in very high bit-rate fiber-optic systems.

ACKNOWLEDGMENT

The authors would like to acknowledge the support of P. Greiling of Hughes Research Laboratories and M. Delaney of Hughes Space and Communications Company for this work. They would like to thank R. Pullela of UCSB and L. Samoska and T. Gaier of JPL for helping with on-wafer millimeter-wave network measurements.

REFERENCES


**Bipul Agarwal**, for photograph and biography, see this issue, p. 2306.

**Adele E. Schmitz** received the B.S. degree in chemistry with honors from Pepperdine University, Malibu, CA, in 1979. She later received the M.S. E.E. degree from the University of California, Los Angeles, in 1993. Her masters thesis was on the design, modeling, and fabrication of InP-based inverted HEMT’s.

She joined Hughes Research Laboratories, Santa Barbara, CA, in 1977 and initially worked on the testing and evaluation of nickel-cadmium batteries for satellite applications, plasma polymerized films as protective coatings for IR optics, and the fabrication of GaAs integrated circuits using all e-beam lithography. From 1982 to 1989, she designed, modeled, and fabricated sub-half-micrometer devices for bulk silicon and silicon-on-sapphire VLSI technologies. Her work included the circuit fabrication of a 1.9-GHz 4-bit analog-to-digital converter built in 0.25-mm CMOS/SOS technology. Since 1989, she has been developing reliable InP-based high electron mobility transistors for power, low-noise, and optoelectronic applications. She is currently a Senior Project Engineer in charge of the fabrication of InP-based HEMT MMIC’s and discrete devices.

**J. J. Brown**, photograph and biography not available at the time of publication.

**Mehran Matloubian** received the Ph.D. degree in electrical engineering from the University of California at Los Angeles (UCLA) in 1989. His academic research work was on microwave and millimeter-wave characterization of transistors and dielectric materials.

He joined the Hughes Research Laboratories, Santa Barbara, CA, in 1990 working on the development of InP-based power HEMT’s and MMIC’s. He is currently Manager of the MMIC Design Department and Program Manager for the advanced HEMT technology development at HRL Laboratories. He has authored or co-authored more than 90 publications and presentations and has 11 patents.

**Michael G. Case** (S’87–M’93–SM’98) was born in 1966 in Ventura, CA. After receiving the B.S. degree in 1989 from the University of California, Santa Barbara, he began research there under a State Fellowship for Prof. M. Rodwell. In Dr. Rodwell’s group, he studied nonlinear transmission lines for applications in high-speed waveform shaping and signal detection. He earned the M.S. and Ph.D. degrees in 1991 and 1993, respectively, from U.C. Santa Barbara. The Air Force Office of Scientific Research sponsored a majority of his work.

Since 1993 he has been employed by HRL Laboratories (previously the Hughes Aircraft Company’s research labs), Malibu, CA. He is currently involved with millimeter-wave device characterization, circuit design, and measurement techniques.

**M. Le**, photograph and biography not available at the time of publication.

**M. Lui**, photograph and biography not available at the time of publication.

**Mark J. W. Rodwell**, for photograph and biography, see this issue, p. 2307.