33-GHz Monolithic Cascode AlInAs/GaInAs Heterojunction Bipolar Transistor Feedback Amplifier


Abstract — Microwave cascode feedback amplifiers with 8.6-dB gain and dc to 33-GHz bandwidth were developed. The amplifiers utilize AlInAs/GaInAs heterojunction bipolar transistors having $f_{\text{max}} = 70$ GHz and $f_T = 90$ GHz. Active bias networks eliminate the need for on-wafer Si$_3$N$_4$ bypass capacitors.

I. INTRODUCTION

Compared to hybrid microwave integrated circuits (MICs), monolithic microwave/millimeter-wave integrated circuits (MIMICs) potentially have lower cost, size, and weight, and with large-scale integration will permit low-cost integrated microwave systems. With many monolithic amplifier designs, these potential advantages are lost through inefficient use of the substrate area, with transmission lines consuming 90–95% of the die. The die size per circuit function is large, resulting in high cost, and limiting integration to 1–2 gain stages per die.

Compared to matched amplifiers, feedback amplifiers attain smaller bandwidths for a given $f_{\text{max}}$, but occupy smaller die areas and have well-controlled characteristics set by the feedback elements. This results in lower cost, and permits higher levels of system integration per die. Feedback amplifiers dominate in broad-band applications below 4 GHz, where transistors of adequate $f_{\text{max}}$ are readily available.

Using (20-GHz $f_{\text{max}}$, 10-GHz $f_T$) silicon bipolar transistors in the Darlington configuration, 8-GHz gain has been attained with dc to 6 GHz [1]. With (20–30-GHz $f_{\text{max}}$ and $f_T$) GaAs/AlGaAs bipolar transistors in the Darlington configuration, 11-dB gain has been attained with dc to 10 GHz [2].

Heterojunction bipolar transistors in the AlInAs/GaInAs system [3] on InP substrates [4] have attained 70-GHz $f_{\text{max}}$ and 90-GHz $f_T$ [3]. Using these devices, we have developed cascode feedback amplifiers with 8.6-dB gain and dc to 33-GHz bandwidth [5]. For comparison, a common-emitter feedback amplifier on the same wafer attained 8.6-dB gain and dc to 14-GHz bandwidth.

II. AlInAs/GaInAs HBT TECHNOLOGY

Heterojunction bipolar transistors (HBTs) provide substantially greater power gain cutoff frequencies than homojunction devices. In AlGaAs/GaAs devices [6], the wide-bandgap emitter permits larger base doping without significant charge injection into the emitter, giving low base resistance even with small base widths. The emitter doping can be dropped, reducing base-emitter depletion capacitance. Compared to GaAs/AlGaAs devices, the AlInAs/GalnAs HBT has a greater electron mobility and peak electron velocity in the base and collector, with consequent reduction in the base and collector transit times. The larger AlInAs/GaInAs bandgap discontinuity results in higher emitter injection efficiencies. GaInAs’s smaller bandgap (than GaAs’s) results in smaller base-emitter voltages, reducing power-delay products in digital circuits.

The AlInAs/GaInAs HBT device layers were grown by solid-source molecular beam epitaxy (MBE) on a semi-insulating InP substrate. The layers were all lattice matched to the substrate and consisted of a 800-nm N$^+$ InGaAs subcollector, a 270-nm N$^+$ GaInAs collector region doped at $4 \times 10^{19}$/cm$^3$, a 80-nm P$^+$ GaInAs base...
Fig. 1. Cross section of an AlInAs/GaInAs HBT.

Fig. 2. Extracted equivalent circuit of the 2-μm × 5-μm emitter HBT.

doped at 10^20/cm^3, a 5-nm undoped GaInAs spacer layer, a 180-nm-thick AlInAs emitter N doped at 8 × 10^17/cm^3, and two highly doped 10^19/cm^3 layers of AlInAs and GaInAs to reduce emitter contact resistance.

The triple-mesa device structure is shown in Fig. 1. The device employs Ti/Pt/Au contacts. The base metal was self-aligned to the emitter stripe by using the undercut of the emitter contact achieved through wet chemical etching of the emitter to access the base layer. The etch to the base layer was nonselective. Evaporated SiO, and polyimide were used to planarize the structure to the top of the emitter contact.

Fitting measured 45-MHz to 26.5-GHz device S parameters at V_CE = 1.3 V and I_c = 7.5 mA, the device small-signal model of Fig. 2 is derived. At this bias point, f_s and f_max are 80 and 65 GHz, and peak values are 90 and 70 GHz, respectively [5].

III. CIRCUIT DESIGN

The common-emitter, Darlington, and cascode feedback amplifier configurations were investigated. In silicon technology [1], with f_max substantially larger than f_s, the Darlington stage attains larger bandwidth than the common emitter. In current AlInAs/GaInAs technology, R_{bb} and C_{bc} are more significant parasitics, and the cascode stage becomes advantageous.

A. Common-Emitter Feedback Amplifier

In the common-emitter configuration (Fig. 3), in order to obtain a desired (negative) voltage gain A and input and output impedances matched to Z_0 (usually 50 Ω), the required total emitter circuit resistance is 1/\( g_m^{\text{extrinsic}} \), and the required feedback resistor is \( R_f = Z_0/(1 - A) \), where \( R_e \) is the transistor parasitic emitter resistance. Using the Miller approximation, the bandwidth can be roughly estimated. The input pole is dominant, and has a time constant of approximately \( \tau_{\text{in}} \approx R_{bb}C_{bc} + \frac{1}{2\pi f_s} R_e \), bandwidth decreases with gain. The base spreading resistance \( R_{bb} \) increases the node impedance at the intrinsic base, decreasing the bandwidth. Increasing the emitter stripe length decreases \( R_{bb} \) but increases \( C_{bc} \), with constant collector–base time constant \( \tau_{\text{cb}} = C_{bc}R_{bb} \). An optimum emitter stripe length is found which maximizes the bandwidth. With the transistor area selected, the collector current is selected to maximize \( f_s \), and the external emitter resistance \( R_e \) is chosen to obtain the correct extrinsic transconductance \( g_m^{\text{extrinsic}} \). Circuit optimization using Touchstone® yielded circuit parameters reasonably consistent with this elementary analysis. In the resulting design, Q1 is a 2 × 10-μm emitter device biased at \( I_c = 17 \) mA, \( R_e = 5 \) Ω, and \( R_f = 208 \) Ω, the amplifier output is biased at 2 V, and 9.3-dB gain and 14.4-GHz bandwidth are predicted.

B. Darlington Feedback Amplifier

The Darlington configuration [1], [2] (Fig. 4) increases the stage bandwidth by providing a low-impedance drive to the (capacitive) input of the common-emitter device (Q2). If the collector–base junction of Q1 remains connected between amplifier input and output (as in Fig. 4),
Fig. 4. Darlington feedback amplifier.

Fig. 5. Simulated gain ($S_{21}$) of Darlington stages with and without an independent $Q_1$ collector supply. $Q_1$ and $Q_2$ are 2-μm × 10-μm devices with $I_c = 16$ mA, $R_i = 208$ Ω, and $R_{s} = 62$ Ω. With the $Q_1$ collector tied to the amplifier output, Miller effect degrades the bandwidth from 26 to 14 GHz, and the low-frequency gain is increased slightly due to the $Q_1$ collector signal current.

Fig. 6. Cascode feedback amplifier.

The cascode configuration (Fig. 6) reduces Miller multiplication of $C_{cb}$ and hence provides a substantial bandwidth improvement if $R_{b/ic}C_{cb}$ is a dominant parasitic. The transistors are operated at the current density corresponding to the peak $f_t$, and $R_e$ is then used to set the stage transconductance. As with the common-emitter stage, larger devices have larger collector-base capacitance, while smaller devices have larger base series resistance; stage bandwidth varies as device size is varied, and an optimum device size is found.

The simple cascode (Fig. 6) will provide increased bandwidth (30 GHz simulated) only if the base of $Q_2$ is ac grounded with low impedance over the amplifier bandwidth. Circuit simulations (Fig. 7) indicate that a minimum base bypass capacitance of approximately 1 pF is required to attain the full potential bandwidth of the cascode stage. At the time of design, MIM capacitors were not available in the process. Instead, collector–base junctions of an array of large transistors were used for cascode base bypassing, providing approximately 0.35 pF.

To attain wide bandwidth without use of large-value on-wafer bypass capacitors, an emitter-follower bias-source buffer stage $Q_3$ is added to the cascode feedback amplifier (Fig. 8). The emitter-follower bias stage in turn
Fig. 7. Circuit simulations: effect of cascode base bypass capacitance on the amplifier gain bandwidth.

Fig. 8. Active-bias cascode feedback amplifier.

Fig. 9. Simulated forward gain ($S_{21}$) of the active-bias cascode feedback amplifier.

Fig. 10. Measured forward gain $S_{21}$ of the common-emitter and simple cascode feedback amplifiers.

Fig. 11. Measured forward gain $S_{21}$, reverse isolation $S_{11}$, input return loss $S_{11}$, and output return loss $S_{22}$ of the active-bias cascode feedback amplifier.

IV. RESULTS

The common-emitter, simple cascode, and active-bias cascode amplifiers were characterized by dc to 40-GHz on-wafer network analysis with microwave wafer probes. The common-emitter feedback amp exhibited 8.6-dB gain ($S_{21}$), with a 3-dB bandwidth of 14.1 GHz (Fig. 10). As shown in Fig. 10, the simple cascode exhibited only a marginally larger 18.4-GHz bandwidth.

The measured $S$ parameters of the active-biased cascode are shown in Fig. 11. $S_{21}$ exhibits a low-frequency gain of 8.6 dB, and a bandwidth at the −3-dB point of 33 GHz. Reverse isolation is greater than −14 dB at all frequencies, while the input and output return losses...
degrade progressively with frequency, reaching $-5$ and $-3.7$ dB at 33 GHz, respectively. The degradation of $S_{11}$ and $S_{22}$ with frequency limits the usable amplifier bandwidth to approximately 16 GHz. The bandwidth over which $S_{11}$ and $S_{22}$ are better than $-10$ dB can be greatly extended through addition of small inductive compensation elements in series with the feedback resistor and at the amplifier input. Because the transistor parameters were evolving at the time of circuit design, matching elements were not incorporated. The maximum output power is primarily limited by saturation in Q3, and is approximately 5 dBm at the 1-dB gain compression point (Fig. 12).

V. SUMMARY

Monolithic feedback amplifiers were developed using AlInAs/GaInAs HBT technology. Because of the significant collector-base feedback time constant, the cascode configuration provides a large improvement in amplifier bandwidth, but a low-impedance bias node must be provided for the common-base transistor. An active bias network was thus used; cascode and Darlington designs using MIM bypass and coupling capacitors are currently in process.

The resulting 33-GHz amplifier bandwidth is competitive with AlGaAs/GaAs MODFET traveling-wave amplifiers [7], but with a much smaller die area (excluding the bond pads necessary to interface with microwave wafer probes) of 200 $\mu$m $\times$ 225 $\mu$m (Fig. 13). The AlInAs/GaInAs monolithic feedback amplifiers are extremely small, wide-band gain blocks suitable for use as subcomponents in complex MMIC's for monolithically integrated millimeter-wave systems.

REFERENCES