## NAND Gate

## Table 1.2 NAND gate truth table



Lecture 3, ECE 122A, VLSI Principles
Kaustav Banerjee

## CMOS NAND Implementation


(a)

Recall De Morgan's Law.....

$$
Y=\overline{A \cdot B}=\bar{A}+\bar{B}
$$


(b) Also, $Y=\overline{A+B}=\bar{A} \cdot \bar{B}$

FIG 1.11 -input NAND gate schematic (a) and symbol (b) $\mathrm{Y}=\overline{\mathrm{A} \bullet \mathrm{B}}$

## CMOS 3-input NAND Implementation



FIG 1.12 3-input NAND gate schematic $Y=\overline{A \bullet B \bullet C}$
$Y=0$, when $A=B=C=1$
Hence, $A, B, C$ are in series for the NMOS (pull-down network)

## $Y=1$, when $A$ or $B$ or $C=0$

Hence, $A, B, C$ are in parallel for the PMOS (pullup network)


## FIG 1.22 Various implementations of a CMOS 4-input AND gate

## Table 1.4 NOR gate truth table

| $A$ | $B$ | $Y$ |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

2 PMOS must be in series.....
2 NMOS must be in parallel....

Lecture 3, ECE 122A, VLSI Principles
Kaustav Banerjee

## CMOS NOR Implementation


(a)
(b)

FIG 1.15 2-input NOR gate schematic (a) and symbol (b) $Y=\overline{A+B}$

## CMOS 3-input NOR Implementation



FIG 1.16 3-input NOR gate schematic $Y=\overline{A+B+C}$

## Combinational Logic



FIG 1.13 General logic gate using pull-up and pull-down networks

Table 1.3 Output states of CMOS logic gate

|  | pull-up OFF | pull-up ON |
| :---: | :---: | :---: |
| pull-down OFF | Z | 1 |
| pull-down ON | 0 | crowbarred (X) |

Output state X should always be avoided: static power

Output state Z indicates a highimpedance state. If a gate's output state $=$ Z, that gate has no influence on the rest of the circuit

Z-state is used in tri-state logic circuits and is of relevance in certain gates such as multiplexers

## Compound Gates

$$
Y=\overline{A . B+C . D}
$$

## Needs 20 transistors....



# FIG 1.23 Inefficient discrete gate implementation of AOI22 indicating transistor counts 

## Compound Gates $\quad Y=\overline{A . B+C . D}$


(a) Pull-down (when is $Y=0$ ?)
(b)

(c) Pull-up (when is $Y=1$ ?)
(d)

(f)
(e)

Need 8 transistors

## Compound Gates



FIG 1.18 CMOS compound gate for function $Y=\overline{(A+B+C) \cdot D}$

## Pass Transistors

nMOS

(a)
(b)

Input
$0 \rightarrow 0 \rightarrow-\infty$ strong 0
$\xrightarrow{g} \underset{\longrightarrow}{\mathrm{~g}}=1$
(c)

Input $\underset{0 \rightarrow 0}{\mathrm{~g}}=0$ Output
$0 \rightarrow$ degraded 0
$\underset{1 \rightarrow 0}{\mathrm{~g}}=0$ strong 1
(d)


FIG 1.19 Pass transistor strong and degraded outputs

## Transmission Gates: Pass Transistors in Parallel

Both 0 and 1 passed strongly

$$
\begin{aligned}
& g=0, g b=1 \\
& a \rightarrow o-b \\
& g=1, g b=0 \\
& a \rightarrow-b
\end{aligned}
$$

(b)

(a)



(d)

## Tristate Buffer



FIG 1.24 Tristate buffer symbol

## Tristate Buffer

\section*{Table 1.5 Truth table for tristate <br> | EN $/ \overline{\mathrm{EN}}$ | $\boldsymbol{A}$ | $\boldsymbol{Y}$ |
| :---: | :---: | :---: |
| $0 / 1$ | 0 | Z |
| $0 / 1$ | 1 | Z |
| $1 / 0$ | 0 | 0 |
| $1 / 0$ | 1 | 1 |}

Note: Z indicates a 'high-impedance’ third state....

## Transmission Gate as Tristate Buffer



Non-restoring: inputsignal will slowly degrade over a number of stages. since $\boldsymbol{Y}$ is not connected to Vdd or Gnd

## FIG 1.25 Transmission gate

## Tristate Buffer as Inverter


(a)
$\mathrm{EN}=0$
$Y=' Z '$

(b)

(c)

FIG 1.26 Tristate inverter

## Multiplexer (MUX)

Connects one of $\boldsymbol{n}$ inputs to the output....
Used as data selectors...encoders


## 4:1 MUX



$$
Y=A s_{1} s_{2}++B s_{1} s_{2}^{\prime}+C s_{1} ' s_{2}+D s_{1} ' s_{2}^{\prime}
$$



## Multiplexer (MUX)

## Table 1.6 Multiplexer truth table

| $\boldsymbol{S} / \overline{\boldsymbol{S}}$ | $\boldsymbol{D} 1$ | $\boldsymbol{D} 0$ | $\boldsymbol{Y}$ |
| :---: | :---: | :---: | :---: |
| $0 / 1$ | X | 0 | 0 |
| $0 / 1$ | X | 1 | 1 |
| $1 / 0$ | 0 | X | 0 |
| $1 / 0$ | 1 | X | 1 |

## Y = D1.S +D0.S̄

Note: X indicates a don't care condition

## Non-restoring MUX



FIG 1.27 Transmission gate multiplexer

## Inverting and Restoring MUX

$$
S / \bar{S}=0 / 1
$$

## $\mathrm{Y}=\mathrm{D} 1 . \mathrm{S}+\mathrm{D} 0 . \overline{\mathrm{S}}$


(a)

$$
D O=0: Y=1=\overline{D O}
$$


(b)

(c)

FIG 1.28 Inverting multiplexer

## A 4:1 MUX


(a) Using three 2:1 MUXs

(b)

FIG 1.29 4:1 multiplexer

## Static CMOS Summary

- In static circuits at every point in time (except when switching) the output is connected to either GND or $\mathrm{V}_{\mathrm{DD}}$ via a low resistance path.
- fan-in of $n$ (or n-inputs) requires $2 n$ ( $n \mathrm{~N}$-type $+n \mathrm{P}$-type) devices
- Non-ratioed logic: gates operate independent of PMOS or NMOS sizes (since no conflict between pull-up and pull-down networks)
- No path ever exists between Vdd and GND: low static power
- Fully-restored logic: (NMOS passes "0" only and PMOS passes " 1 " only
- Gates must be INVERTING: $Y=\bar{X}$, so that $X=1$ (NMOS pulldown network is "ON") for $Y=0$ (node is fully discharged)


## Latches (level sensitive device)


(a)
(b)

$C L K=1: D$ to $Q$
CLK=0:Holds state of $Q$
(c)

(d)



## Flip-Flops (edge-triggered device)

Combines two latches:
One +ve sensitive (slave) and one -ve sensitive latch (master)

Edge Triggered FF or Master-Slave FF

CLK=0: D to $Q M$
$\overline{Q M}=\bar{D}$
Slave holds previous value of $Q$

CLK=1: master can't sample input and holds value of $D$

Slave opens and $Q M=(D)=Q$
(a)

(b)
(c)

(e)


FIG 1.31 CMOS positive-edge-triggered D flip-flop

## Timing Definitions


$\mathbf{t}_{\mathrm{su}}=$ setup time =time for which the data inputs (D) must be valid before the CLK edge $\boldsymbol{t}_{\text {hold }}=$ hold time $=$ time for which data input must remain valid after the CLK edge $\mathbf{t}_{\mathrm{c} 2 \mathrm{q}}=$ worst case propagation time through the Register (w.r.t the CLK edge)

