


## ECE 122A VLSI Principles Lecture 3

Prof. Kaustav Banerjee Electrical and Computer Engineering University of California, Santa Barbara *E-mail: kaustav@ece.ucsb.edu* 


Lecture 3, ECE 122A, VLSI Principles

#### NAND Gate



Lecture 3, ECE 122A, VLSI Principles

#### **CMOS NAND Implementation**




(a) (b)  $A/so, Y = \overline{A + B} = \overline{A} \cdot \overline{B}$ 

**FIG 1.11** 2-input NAND gate schematic (a) and symbol (b)  $Y = \overline{A \bullet B}$ 

Lecture 3, ECE 122A, VLSI Principles

#### **CMOS 3-input NAND Implementation**



Y=0, when A=B=C=1


Hence, A, B, C are in series for the NMOS (pull-down network)

#### Y=1, when A or B or C=0

Hence, A, B, C are in parallel for the PMOS (pullup network)

Lecture 3, ECE 122A, VLSI Principles


gate schematic  $Y = \overline{A \bullet B \bullet C}$ 



# **FIG 1.22** Various implementations of a CMOS 4-input AND gate

Lecture 3, ECE 122A, VLSI Principles






## 2 PMOS must be in series.....2 NMOS must be in parallel....

Lecture 3, ECE 122A, VLSI Principles

Kaustav Banerjee


#### **CMOS NOR Implementation**



**FIG 1.15** 2-input NOR gate schematic (a) and symbol (b) Y = A + B


Lecture 3, ECE 122A, VLSI Principles

#### **CMOS 3-input NOR Implementation**



Lecture 3, ECE 122A, VLSI Principles

### **Combinational Logic**




certain gates such as multiplexers

Lecture 3, ECE 122A, VLSI Principles

pull-down networks











**FIG 1.23** Inefficient discrete gate implementation of AOI22 indicating transistor counts

**Compound Gates**  $Y = \overline{A.B} + C.D$ 










Need 8 transistors

Lecture 3, ECE 122A, VLSI Principles

#### **Compound Gates**




# **FIG 1.18** CMOS compound gate for function $Y = (A + B + C) \bullet D$

#### **Pass Transistors**

nMOS	g ⊥d	g = 0 s ⊸∽ <b>v</b> ⊸ d	Input $g = 1$ Output $0 \rightarrow strong 0$
		g = 1	g = 1
		s∞d	1 <i>-</i> ⊶⊷-degraded 1
	(a)	(b)	(c)
	g I	g = 0	Input $g = 0$ Output
pMOS	s d	s _₀_ <b>∍</b> ₀_ d	0 – → degraded 0
	51	g = 1	a = 0
		s _₀~ d	g = 0 1 <i>-</i> ⊶⊷–strong 1
	(d)	(e)	(f)

FIG 1.19 Pass transistor strong and degraded outputs




(d)


Double Rail Logic: both the control input and its complement is required

FIG 1.20 Transmission gate

Lecture 3, ECE 122A, VLSI Principles

#### **Tristate Buffer**





### FIG 1.24 Tristate buffer symbol

Lecture 3, ECE 122A, VLSI Principles

#### **Tristate Buffer**

Table 1.5	Truth table for tristate			
EN / EN	A	Y		
0/1	0	Z		
0/1	1	Z		
1/0	0	0		
1/0	1	1		

Note: Z indicates a 'high-impedance' third state....

Lecture 3, ECE 122A, VLSI Principles

#### **Transmission Gate as Tristate Buffer**

EN L A - - Y T EN

Non-restoring: inputsignal will slowly degrade over a **number of stages....** since **Y** is not connected to **Vdd or Gnd** 

FIG 1.25 Transmission gate

#### Tristate Buffer as Inverter

to Vdd or GND А А Α EN ΕN EN = 1 EN = 0 $Y = \overline{A}$ Y = 'Z'(a) (b) (c) (d)

#### FIG 1.26 Tristate inverter

Lecture 3, ECE 122A, VLSI Principles

Kaustav Banerjee


**Restoring:** O/P (Y)

is directly connected

#### Multiplexer (MUX)

Connects one of n inputs to the output....

Used as data selectors...encoders



In general, 2<sup>n</sup> inputs will have n select signals  $Y = \sum_{k=0}^{2^n - 1} m_k I_k$ 

 $m_k$  is a minterm of the n control variables and  $I_k$  is the corresponding data input 19

Lecture 3, ECE 122A, VLSI Principles

### Multiplexer (MUX)

Table 1.6	Multiplexer truth table			
s/s	D1	DO	Y	
0/1	X	0	0	
0/1	X	1	1	
1/0	0	Х	0	
1/0	1	Х	1	

 $Y = D1.S + D0.\overline{S}$ 

Note: X indicates a don't care condition

#### **Non-restoring MUX**





FIG 1.27 Transmission gate multiplexer


Lecture 3, ECE 122A, VLSI Principles


Kaustav Banerjee


#### **Inverting and Restoring MUX**












(a)

(c)

#### FIG 1.28 Inverting multiplexer

22 Kaustav Banerjee

#### A 4:1 MUX



(a) Using three 2:1 MUXs






FIG 1.29 4:1 multiplexer

### **Static CMOS Summary**


- In static circuits at every point in time (except when switching) the output is connected to either GND or V<sub>DD</sub> via a low resistance path.
  - fan-in of n (or n-inputs) requires 2n (n N-type + n P-type) devices
- Non-ratioed logic: gates operate independent of PMOS or NMOS sizes (since no conflict between pull-up and pull-down networks)
- □ No path ever exists between Vdd and GND: low static power
- Fully-restored logic: (NMOS passes "0" only and PMOS passes "1" only
- □ Gates must be INVERTING:  $Y = \overline{X}$ , so that X=1 (NMOS pulldown network is "ON") for Y=0 (node is fully discharged)

#### Latches (level sensitive device)






CLK=1: D to Q CLK=0:Holds state of Q



As long as CLK remains high: D to Q




Lecture 3, ECE 122A, VLSI Principles

25

#### Flip-Flops (edge-triggered device)

Combines two latches:

sensitive latch (master)



CLK=0: D to QM  $\overline{QM} = \overline{D}$ 

Slave holds previous value of Q

CLK=1: master can't sample input and holds value of D

Slave opens and QM=(D)=Q

26

Lecture 3, ECE 122A, VLSI Principles

#### **Timing Definitions** CLK Register t Q D t<sub>su</sub> t<sub>hold</sub> D DATA **CLK** STABLE t $t_{c2}$ q Q DATA **STABLE** t

 $t_{su}$  = setup time =time for which the data inputs (D) must be valid before the CLK edge  $t_{hold}$  = hold time =time for which data input must remain valid after the CLK edge  $t_{c2g}$  = worst case propagation time through the Register (w.r.t the CLK edge)

Lecture 3, ECE 122A, VLSI Principles