

ECE 122A VLSI Principles Lectures 16

Prof. Kaustav Banerjee Electrical and Computer Engineering University of California, Santa Barbara *E-mail: kaustav@ece.ucsb.edu*

Lectures 16, ECE 122A, VLSI Principles

Semiconductor Memories....



Lectures 16, ECE 122A, VLSI Principles

Memory Design...

- Increasing number of transistors in uprocessors are devoted to cache memories....more than 60%, see ITRS for more details.....
- At the system level: high-performance workstations and desktops have several Terra-bytes of memory
- Audio (MP3), Video players (MPEG4) and GPUs require large amount of memory
- □ Can we store Memory using registers?yes but the area required will be excessive (need > 10 transistors/bit)
- Memory cells are therefore combined into large arrays, which minimizes the overhead caused by the peripheral circuits and increases storage density
- Memory design can be classified as high-performance, high density, low-power circuit design

Memory Classification

Size
Timing Parameters
Function
Access Pattern

Memory Size

- Depends on the level of abstraction
- Bits: (used by circuit designers) are equivalent to the number of individual cells (FFs or Registers) to store data
- Bytes: (used by chip designers) are groups of 8 or 9 bits or their multiples: Kbyte, Mbyte, Gbyte, Tbyte
- Words: (used by system designers) represent a basic computational entity. For example, a group of 32 bits represent a word in a computer that operates on 32 bit data

Timing Parameters

- READ-Access Time: time it takes to retrieve (read) from the memory. This is equal to the delay between the read request and the moment the data becomes available at the O/P.
- WRITE-Access Time: time elapsed between a write request and the final writing of the input data into the memory
- CYCLE Time: minimum time required between successive reads or writes

Memory Timing: Definitions



Lectures 16, ECE 122A, VLSI Principles

Function

□ Read-Only Memory (ROM):

- encode the information into the circuit topology-by removing or adding transistors. The topology is hard wired and the data cannot be modified....can only be read.
- They belong to the class of Non-volatile memories. Disconnection of the supply voltage does not result in a loss of the stored data.
- Read-Write Memories (RWM): called as RAM (Random-Access Memories).
 - Static (retains data if Vdd is retained): example SRAM
 - Dynamic (needs periodic refreshing): example DRAM
 - They use active circuitry to store information and belong to the class of Volatile memories.

Function....cont'd

□ Non-Volatile Read-Write (NVRWM):

- Recent Non-Volatile Memories can read and write----although write function is substantially slower
- Novel, cheap and dense: Fastest growing among semiconductor memories

□ Examples:

- EPROM: Electrically Programmable ROM
- E²PROM: Electrically Erasable and Programmable ROM
- Flash memory

Access Pattern

□ Random-Access (RAM):

- memory locations can be read or written in a random manner
- Most ROMs and NVRWMs allow random access....but "RAM" is used for the RWMs only

Serial Access:

- Restricts the order of access. Results in faster access times, smaller area, or allows special functionality
- Examples: (Video Memories)
 - FIFO (first-in first-out)
 - LIFO (last-in first-out)
 - Shift Register

□ **Content-Addressable Memory (CAM):** (non-random access)

- Also known as associative memory
- Doesn't use an address to locate the data....rather uses a word of data itself as input... when input data matches a data word stored in memory array, a MATCH flag is raised
- Important component of the cache architecture of most microprocessors

Semiconductor Memory Classification

Read-Write Memory		Non-Volatile Read-Write Memory	Read-Only Memory
Random Access	Non-Random Access	EPROM E ² PROM	Mask-Programmed Programmable (PROM)
SRAM DRAM	FIFO LIFO Shift Register CAM	FLASH	Tiogrammable (TKOWI)

Where does your brain's memory fit into these classification schemes?

Lectures 16, ECE 122A, VLSI Principles

More Classification

□ I/O Architecture:

- Based on the number of data input and output ports
- Most memories use a single I/O port
- Multiport memories offer higher bandwidth
 - Example: register files used in RISC processors
 - Adds more complexity to the design

Application:

- Embedded Memories in SoCs
- For massive storage (multiples of Tbytes and beyond), more cost effective solutions are to use magnetic tapes and optical disks---they however, tend to be slower and provide limited access pattern

Semiconductor Memory Trends (up to the 90's)



Memory Size as a function of time: x 4 every three years

Lectures 16, ECE 122A, VLSI Principles

Semiconductor Memory Trends (more recent...)



Lectures 16, ECE 122A, VLSI Principles

Trends in Memory Cell Area



Lectures 16, ECE 122A, VLSI Principles

Semiconductor Memory Trends



Technology feature size for different SRAM generations

Lectures 16, ECE 122A, VLSI Principles

Memory Architecture: Decoders



Intuitive architecture for N x M memory Too many select signals: N words == N select signals

Decoder reduces the number of select signals $K = log_2 N$

Lectures 16, ECE 122A, VLSI Principles

Decoder Basic

- Recall that a decoder is a combinational circuit with k inputs and at most 2^k outputs.
- Its characteristics property is that for every combination of input values only ONE output =1 at the same time.
- □ Used to route input data to specific output line.



For example: for a=b=c=0, only S0 =1

Lectures 16, ECE 122A, VLSI Principles

Array-Structured Memory Architecture

Problem: consider ~1 million (N=2²⁰) 8-bit (M=2³) words, ASPECT RATIO is very large!!! or HEIGHT >> WIDTH, cannot be implemented and will result in very slow design.....



Lectures 16, ECE 122A, VLSI Principles

Hierarchical Memory Architecture

For Larger Memories....



Advantages:

- 1. Shorter wires within blocks: faster access times
- 2. Block address activates only 1 block => power savings

Lectures 16, ECE 122A, VLSI Principles

Block Diagram of 4 Mbit SRAM



Lectures 16, ECE 122A, VLSI Principles

Read-Write Memories (RAM)

□ STATIC (SRAM)

Data stored as long as supply is applied Large (6 transistors/cell) Fast Differential

DYNAMIC (DRAM)

Periodic refresh required Small (1-3 transistors/cell) Slower Single Ended

Lectures 16, ECE 122A, VLSI Principles

6-transistor CMOS SRAM Cell

Should be minimum sized to achieve high memory density.....

READ Operation:

Assume 1 is stored at Q

Assume both BLs are held high before the read.

Read cycle started by asserting the WL, enables PTs M5 and M6

During a correct read operation values stored in Q and \overline{Q} are transferred to the bit lines leaving BL at its precharge value and by discharging BL through M1-M5

A "0" can be read in a similar manner (now BL gets discharged through M6 and M3)



SRAM cell should be as small as possible.....but reliable operation requires careful sizing...

CMOS SRAM Analysis (Read "1" operation)



CMOS SRAM Analysis (Read)



Node voltage must stay below the Vth of M3: CR must be >1.2

CMOS SRAM Analysis (Write)



PR = pull-up ratio of cell = M4/M6

Lectures 16, ECE 122A, VLSI Principles

CMOS SRAM Analysis (Write)

Dependence of V_Q on Pull-up Ratio.....lower PR gives lower V_Q



NMOS (M6) Pass Transistor must be < 1.8 to keep Vtn < 0.4 V

Performance of SRAM

- Read operation is more critical. It requires discharging of the large bit line capacitance through the stack of 2 transistors (M1-M5)
- Write time is dominated by the propagation delay of the cross-coupled inverter pair, since the drivers that set BL and BL can be large
- Sense amplifiers used to accelerate Read time....as the difference between BL and BL builds up, sense amplifier is activated, and it discharges one of the bit lines

Sense Amp Operation



Lectures 16, ECE 122A, VLSI Principles

6T-SRAM — Layout



6T SRAM Takes significant area...the two PMOS need n-wells

Lectures 16, ECE 122A, VLSI Principles

Resistive-load (4T) SRAM Cell

Reduce area using resistive load inverters...simplifies writing



Static power dissipation -- Want R $_L$ large (use undoped poly) Bit lines precharged to V_{DD} to address t_p problem

SRAM Characteristics

 Table 12-2
 Comparison of CMOS SRAM cells used in 1-Mbit memory (from [Takada91])
 structure using thin-film transistors (TFTs)

	Complementary CMOS	Resistive Load	TFT Cell
Number of transistors	6	4	4 (+2 TFT)
Cell size	58.2 μm ² (0.7-μm rule)	40.8 μm ² (0.7-μm rule)	41.1 μm ² (0.8-μm rule)
Standby current (per cell)	10 ⁻¹⁵ A	10 ⁻¹² A	10 ⁻¹³ A
		Use high Vt	

However, embedded SRAM cells---used in microprocessor caches, employ 6T cells.

Lectures 16, ECE 122A, VLSI Principles

Kaustav Banerjee

Instead of PMOS

devices, use parasitic devices on top of cell

6-T CMOS SRAM Cell: Static Noise Margin



The SNM (hold margin) can be estimated graphically by the length of the side of the square fitted between the VTCs and having the longest diagonal.

As noise increases at the two nodes above, the reverse VTC for INV1 moves upward, while the VTC for INV2 moves to the left (worst case)

Once they both move by the SNM value, the curves meet at only two points.....at A' and B'..... and any further noise flips the data.

V _{i2} = V _{o1}

B

Kaustav Banerjee

Lectures 16, ECE 122A, VLSI Principles

Static Noise Margin (SNM)

- Hold Margin: How strongly the node storing '1' and the node storing '0' are coupled to V_{DD} and V_{SS} respectively.
- Read Margin: The difference between V_{TRIP} and V_{READ} (max. voltage at Q)
- Write Margin: The maximum voltage on a bit-line that allows writing to the cell, while the other bit-line is at V_{DD}. (not determined by the butterfly curve)



Lectures 16, ECE 122A, VLSI Principles

SNM Dependencies

Dependence on V_{DD} : SNM for a bitcell with ideal VTCs is still limited to VDD/2 Dependence on sizing

Here, Cell ratio = size of PD device over size of access device



Lectures 16, ECE 122A, VLSI Principles



Cell is written by placing value on BL1 and asserting Write Word Line (WWL=1)

Data retained as charge stored on Cs once WWL=0

For reading the cell, RWL=1

M2 can be on or off depending on stored value

BL2 is either clamped to Vdd or is precharged to either Vdd or Vdd-Vt

M2-M3 pulls BL2 low when X=1, otherwise BL2 remains high (cell is inverting: senses the inverse value of the stored signal)

Lectures 16, ECE 122A, VLSI Principles

Unlike SRAM, no constraint on device sizes

Read operation is nondestructive

No special process steps needed

Value at node $X = V_{WWL} - V_{tn}$

This reduces the current through M2 during read operation and increases read access time: can use a higher value of V_{WWL} to avoid this

1-Transistor DRAM Cell

Most pervasive in commercial memory design

Note: From charge conservation, $C_S V_{BIT} + C_{BL} V_{PRE} = (C_S + C_{BL}) V_{final}$, and V_{final} (= **V**_{BL})

Lectures 16, ECE 122A, VLSI Principles

DRAM Cell Observations

□ 1T DRAM requires a sense amplifier for each bit line, due to charge redistribution read-out.

□ DRAM memory cells are single ended in contrast to SRAM cells.

□The read-out of the 1T DRAM cell is destructive; read and refresh operations are necessary for correct operation.

□ Unlike 3T cell, 1T cell requires presence of an extra capacitance that must be explicitly included in the design.

□ When writing a "1" into a DRAM cell, a threshold voltage is lost. This charge loss can be circumvented by bootstrapping the word lines to a higher value than V_{DD}

1-T DRAM Cell

Cross-section

Layout

Uses Polysilicon-Diffusion Capacitance Expensive in Area

Lectures 16, ECE 122A, VLSI Principles

SEM of poly-diffusion capacitor 1T-DRAM

Lectures 16, ECE 122A, VLSI Principles

Advanced 1T DRAM Cells

Trench Cell

Stacked-capacitor Cell

Lectures 16, ECE 122A, VLSI Principles

Non-Volatile Memory

Lectures 16, ECE 122A, VLSI Principles

Flash Memory (with Floating Gate (FG) Transistor)

Lectures 16, ECE 122A, VLSI Principles

NAND vs. NOR circuit

NAND vs. NOR

Scaling issues

thin COX/TOX -> leakage current -> short retention time

small cell-to-cell distance -> Vth perturbation by adjacent cells

Promising solution: 2D materials....

Can 2D-Nanocrystals Extend the Lifetime of Floating-Gate Transistor Based Nonvolatile Memory? Wei Cao, Jiahao Kang, Simone Bertolazzi, Andras Kis and Kaustav Banerjee IEEE Transactions on Electron Devices, vol. 61, No. 10, pp.3456-3464, 2014.

Lectures 16, ECE 122A, VLSI Principles

3-D ICs : Multiple Active Si Layers

K. Banerjee et al., Proceedings of the IEEE, 2001

Advantages

- Reduce Interconnect Length by Vertically Stacking Multiple Si Layers
- Reduce Chip Area, power dissipation and improve Chip Performance
- Heterogeneous integration possible, e.g., memory, digital, analog, optical, etc. using different substrates (Si, III-V etc)

Lectures 16, ECE 122A, VLSI Principles