

ECE 122A VLSI Principles Lecture 3

Prof. Kaustav Banerjee Electrical and Computer Engineering University of California, Santa Barbara *E-mail: kaustav@ece.ucsb.edu*

Lecture 3, ECE 122A, VLSI Principles

MOS voltage levels

NMOS summary

- Transfers logic '0' completely (good for discharging a node)
- Does not transfer logic '1' completely (bad for charging a node)


PMOS summary

- Transfers logic '1' completely
- Does not transfer logic '0' completely


□ Result:

• NMOS used for pull-down, PMOS for pull-up

Switch Behavior of NMOS and PMOS



To establish a path between "a" and "b", both g1 AND g2 must be ON




To establish a path between "a" and "b", at least g1 OR g2 must be ON

parallel transistors

Lecture 3, ECE 122A, VLSI Principles


Kaustav Banerjee

2-input NAND Gate



Lecture 3, ECE 122A, VLSI Principles

CMOS NAND Implementation



(a)


(b)

FIG 1.11 2-input NAND gate schematic (a) and symbol (b) $Y = \overline{A \bullet B}$

Also, 2-input NOR: $Y = \overline{A} + \overline{B} = \overline{A} \cdot \overline{B}$

Lecture 3, ECE 122A, VLSI Principles

CMOS 3-input NAND Implementation



Y=0, when A=B=C=1

Hence, A, B, C are in series for the NMOS (pull-down network)

Y=1, when A or B or C=0

Hence, A, B, C are in parallel for the PMOS (pullup network)

gate schematic $Y = \overline{A \bullet B \bullet C}$





FIG 1.22 Various implementations of a CMOS 4-input AND gate

Lecture 3, ECE 122A, VLSI Principles

2-input NOR Gate

2-input NOR: $Y = \overline{A + B} = \overline{A} \cdot \overline{B}$



2 PMOS must be in series.....2 NMOS must be in parallel....

Lecture 3, ECE 122A, VLSI Principles

Kaustav Banerjee

CMOS NOR Implementation





FIG 1.15 2-input NOR gate schematic (a) and symbol (b) Y = A + B


Lecture 3, ECE 122A, VLSI Principles

CMOS 3-input NOR Implementation



Lecture 3, ECE 122A, VLSI Principles

Combinational Logic



certain gates such as multiplexers

11

Lecture 3, ECE 122A, VLSI Principles

pull-down networks












FIG 1.23 Inefficient discrete gate implementation of AOI22 indicating transistor counts

Compound Gates $Y = \overline{A.B} + C.D$










Need 8 transistors


Compound Gates



Pass Transistors

nMOS	g ⊥d	g = 0 s -∞-d	Input $g = 1$ Output $0 \rightarrow strong 0$
		g = 1 s -∞•∞ d	g = 1
	(a)	(b)	1 degraded 1 (c)
		a = 0	Input Output
pMOS	g L	g = 0 s _₀ d	Input g = 0 Output 0 →→→→ degraded 0
	s テ¯īd	g = 1	g = 0
	(d)	s _₀~ d (e)	g = 0 1⊸→→ strong 1 (f)

FIG 1.19 Pass transistor strong and degraded outputs




(d)

Double Rail Logic: both the control input and its complement is required

FIG 1.20 Transmission gate

Tristate Buffer






FIG 1.24 Tristate buffer symbol

Lecture 3, ECE 122A, VLSI Principles


Tristate Buffer

Table 1.5	Truth table for tristate				
EN / EN	A	Y			
0/1	0	Z			
0/1	1	Z			
1/0	0	0			
1/0	1	1			

Note: Z indicates a 'high-impedance' third state....

Lecture 3, ECE 122A, VLSI Principles

Transmission Gate as Tristate Buffer



Non-restoring: input-signal will slowly degrade over a number of stages.... since Y is not connected to either Vdd or Gnd



Tristate Buffer as Inverter




FIG 1.26 Tristate inverter

Lecture 3, ECE 122A, VLSI Principles


20 Kaustav Banerjee

Restoring: O/P (**Y**) is directly connected to **Vdd** or **GND**

Multiplexer (MUX)

Connects one of n inputs to the output....

Used as data selectors...encoders



In general, 2ⁿ inputs will have n select signals $Y = \sum_{k=0}^{2^n - 1} m_k I_k$

 m_k is a minterm of the n control variables and I_k is the corresponding data input 21

Lecture 3, ECE 122A, VLSI Principles

2:1 Multiplexer (MUX)

Table 1.6	Multiplexer truth table				
S/S	D1	DO	Y		
0/1	X	0	0		
0/1	X	1	1		
1/0	0	Х	0		
1/0	1	Х	1		

Y = D1.S +D0. \overline{S} (when s = 0, D1=X, when \overline{s} =0, D0=X)

Note: X indicates a don't care condition

Lecture 3, ECE 122A, VLSI Principles

Non-restoring MUX




FIG 1.27 Transmission gate multiplexer


Lecture 3, ECE 122A, VLSI Principles

Kaustav Banerjee

Inverting and Restoring MUX $S/\overline{S} = 0/1$ D0 = 0: Y = 1= $\overline{D0}$ $\overline{Y} = D1.S + D0.\overline{S}$ D0 = 1: Y = 0 = $\overline{D0}$ D0 S D0 D \overline{S} D1 S S Y Y D0 0 s \overline{S} S S (a) (b) (c)

FIG 1.28 Inverting multiplexer

A 4:1 MUX



(a) Using three 2:1 MUXs






FIG 1.29 4:1 multiplexer

Static CMOS Summary


- In static circuits at every point in time (except when switching) the output is connected to either GND or V_{DD} via a low resistance path.
 - fan-in of n (or n-inputs) requires 2n (n N-type + n P-type) devices
- Non-ratioed logic: gates operate independent of PMOS or NMOS sizes (since no conflict between pull-up and pull-down networks)
- □ No path ever exists between Vdd and GND: low static power
- Fully-restored logic: (NMOS passes "0" only and PMOS passes "1" only
- □ Gates must be INVERTING: $Y = \overline{X}$, so that X=1 (NMOS pulldown network is "ON") for Y=0 (node is fully discharged)

Latches (level sensitive device)





CLK=1: D to Q CLK=0:Holds state of Q



As long as CLK remains high: D to Q






FIG 1.30 CMOS positive-level-sensitive D latch

Lecture 3, ECE 122A, VLSI Principles

Flip-Flops (edge-triggered device)






Combines two latches:

One +ve sensitive (slave) and one -ve sensitive latch (master)

Edge Triggered FF or Master-Slave FF







FIG 1.31 CMOS positive-edge-triggered D flip-flop

Lecture 3, ECE 122A, VLSI Principles



 t_{su} = setup time =time for which the data inputs (D) must be valid before the CLK edge t_{hold} = hold time =time for which data input must remain valid after the CLK edge t_{c2g} = worst case propagation time through the Register (w.r.t the CLK edge)

Lecture 3, ECE 122A, VLSI Principles