




Structure of silicon crystal



# *ECE 122A*


# *VLSI Principles*

## *Lecture 5*


Prof. Kaustav Banerjee  
Electrical and Computer Engineering  
University of California, Santa Barbara  
*E-mail: [kaustav@ece.ucsb.edu](mailto:kaustav@ece.ucsb.edu)*

# P/N Junctions

- ❑ What happens when you put two types of semiconductors together?




- Large concentration gradient at junction
  - Electrons diffuse from N to P side
  - Holes diffuse from P to N side




# *P/N Junctions (2)*

- Immobile ions are left behind
  - Electrons leave +ve charged ions on N side
  - Holes leave -ve charged ions on P side
  - Electric field forms, from N to P
  - E-field causes drift in opposite direction as diffusion
  - **Equilibrium!** No current flows




# Depletion Region




- Depletion region forms around junction
  - “Depleted” of any mobile charges (holes or electrons)
  - Charge in depletion region due to fixed ions
  - Electric field causes a potential difference across junction: known as built-in voltage  $V_0$


# The Diode



Cross-section of  $pn$ -junction in an IC process




One-dimensional representation



diode symbol

*Mostly occurring as parasitic element in Digital ICs*

# P/N Junction Band Diagram



$V_0 =$  built-in voltage

- At thermal equilibrium, no net current flow
  - When drift+diffusion currents=0,  $\frac{dE_f}{dx} = 0$
- Bands must bend so that Fermi level is constant

# PN Junction Equations

(see slide 31 in Lecture 4)

$$E_{Fn} - E_{in} = kT \ln\left(\frac{N_D}{n_i}\right) \quad E_{ip} - E_{Fp} = -kT \ln\left(\frac{n_i}{N_A}\right)$$

- Built-in potential or contact potential
  - difference between energy bands on p and n side of the junction)

$$qV_0 = E_{ip} - E_{in}$$

$$V_0 = \frac{kT}{q} \ln\left(\frac{N_A N_D}{n_i^2}\right)$$

*Hint: add the two equations above....*

**Strongly-doped  
junction**

# *P/N Junction Example*

A diode is created from two materials:


- Si doped with  $10^{16} \text{ cm}^{-3}$  Boron
- Si doped with  $10^{17} \text{ cm}^{-3}$  Arsenic

1. Find electron and hole concentration on each side of the junction
2. Find position of each Fermi level
3. Find built-in voltage  $V_0$



# Depletion Region

*which side is more heavily doped?*



(a) Current flow.

Drift current equals diffusion current under equilibrium:  
zero net current

(b) Charge density.

Charge density higher on p side than n side since  $N_A > N_D$

Sum of all charges = 0

(c) Electric field.

$$E_{max} = -q N_A w_1 \epsilon_s = q N_D w_2 \epsilon_s$$


(d) Electrostatic potential.

**Note:**  
 $d\xi/dx = \rho/\epsilon$

$$\xi = -dV/dx$$

Area=built-in potential

# Abrupt PN Junctions



Width of depletion region:


$$W_d = \sqrt{\frac{2\varepsilon}{q} \frac{(N_a + N_d)}{N_a N_d} V_0}$$

*Built-in potential*  $\swarrow$

Try to derive this equation.....

*Hint: Start with Gauss's Law...and get to the Poisson's equation ( $dE/dx = \rho/\varepsilon$ ), then apply that to each of the two layers in the depletion region.*

# Bias Effects on PN Junction



# ***Bias Effect on Depletion Width***

- ❑ When biased, electric field in depletion region changes
  - Forward bias: reduces electric field
  - Reverse bias: increases electric field
- ❑ Electric field is a result of uncovered charges. Therefore depletion width must change
  - Forward bias: less charges needed. Depletion width reduces
  - Reverse bias: more charges needed. Depletion region increases.

# ***Bias Effect on Depletion Width***

Width of depletion region w/o bias:

$$W_d = \sqrt{\frac{2\varepsilon (N_a + N_d)}{q N_a N_d} V_0}$$

Width of depletion region with bias  $V$ :


$$W_d = \sqrt{\frac{2\varepsilon (N_a + N_d)}{q N_a N_d} (V_0 - V)}$$

**Note:**

**If  $V$  is +ve (FB),  $W_d$  reduces**

**If  $V$  is -ve (RB),  $W_d$  increases**

# Capacitance of P/N Junction



- Separated charges result in depletion region capacitance
- Similar to **parallel-plate** capacitor


Charge in depletion region:  $(q \cdot A \cdot x_{n0} \cdot N_D)$  Capacitance:  $(\epsilon \cdot A) / W_d$   
 $= (q \cdot A \cdot x_{p0} \cdot N_A)$

$$Q_j = A \sqrt{2q\epsilon \frac{N_d N_a}{N_d + N_a} (V_0 - V)}$$

$$C_j = \frac{A}{2} \sqrt{\frac{2q\epsilon}{V_0 - V} \frac{N_d N_a}{N_d + N_a}}$$

# Junction Capacitance

A small change in voltage ( $dV_D$ ) applied to the junction causes a change in the space charge ( $dQ_j$ ):  $C_j = dQ_j/dV_D$        $C_j$  is voltage dependent



Capacitance reduces with reverse bias (since depletion width increases)

Capacitance increases with forward bias (since depletion width decreases)

$$C_j = \frac{C_{j0}}{(1 - V_D/\phi_0)^m}$$

$m = 0.5$ : abrupt junction  
 $m = 0.33$ : linear junction


$C_{j0}$  = cap. under zero bias,  $m$  is the grading co-efficient

# Diode Equation


- **Forward bias**: barrier lowered, diffusion current dominates
- **Reverse bias**: barrier raised, only current is small drift current of minority carriers
- Diode only lets **current flow in one direction**
- **Diode equation**:  $I = I_s (e^{qV/kT} - 1)$



# Diode Current



(a) On a linear scale.



(b) On a logarithmic scale (forward bias).

**Current increases by a factor of 10 every 60 mV**


**Ideal diode equation:** 
$$I_D = I_S \left( e^{V_D / \phi_T} - 1 \right)$$

$I_D$  = diode current,  $V_D$  = diode bias voltage

$I_S$  = saturation current of diode (constant) proportional to diode area, and function of the doping levels and width of neutral regions....determined empirically (**saturates at large RB**)


$\Phi_T$  = thermal voltage =  $kT/q = 26$  mV at 300 K

# Models for Manual Analysis



(a) Ideal diode model




*Strongly non-linear:  
prohibits rapid first-  
order analysis*



(b) First-order diode model

*A fully conducting diode has a  
small range of voltage drop  
(between 0.6 – 0.8 V), hence  
 $V_{Don}$  can be assumed to be fixed*

# SPICE Diode Model




$$I_D = I_S \{ \exp[V_D/n\phi_T] - 1 \}$$

See, *The Spice Book* by Vladimirescu, Wiley 1993, for more details...

$n$  is called the emission co-efficient = 1 for most common diodes but can be greater than 1 for others

# Secondary Effects



Reverse bias increases electric field across the junction and carriers crossing the junction get accelerated and attain high velocity.

At  $E = E_{\text{crit}} = 2 \times 10^5$  V/cm, carriers create e-h pairs on collision with immobile Si atoms.

These carriers in turn create more carriers....

## Avalanche Breakdown


# SPICE Parameters

| Parameter Name                 | Symbol   | SPICE Name | Units    | Default Value |
|--------------------------------|----------|------------|----------|---------------|
| Saturation current             | $I_S$    | IS         | A        | 1.0 E-14      |
| Emission coefficient           | $n$      | N          | -        | 1             |
| Series resistance              | $R_S$    | RS         | $\Omega$ | 0             |
| Transit time                   | $\tau_T$ | TT         | sec      | 0             |
| Zero-bias junction capacitance | $C_{j0}$ | CJ0        | F        | 0             |
| Grading coefficient            | $m$      | M          | -        | 0.5           |
| Junction potential             | $\phi_0$ | VJ         | V        | 1             |


First Order SPICE diode model parameters.

# MOS Structure

- MOS: Metal-oxide-semiconductor
  - Gate: metal (or polysilicon)
  - Oxide: silicon dioxide, grown on substrate
- MOS capacitor: two-terminal MOS structure




# MOS Energy Band Diagram



- **Work function** ( $q\Phi_M$ ,  $q\Phi_S$ ): energy required to take electron from Fermi level to free space
- **Electron affinity** is the potential difference between the conduction band level and vacuum (free-space) level =  $q\chi_S$
- **Work function** difference between Al and Si = **0.8eV**
- **At equilibrium, Fermi levels must line up!!**

# MOS Energy Band Diagram

- Bands must bend for Fermi levels to line up
- Amount of bending is equal to work function difference:  $q\Phi_M - q\Phi_S$
- Fermi levels equalized by transfer of -ve charge from materials with higher  $E_F$  (smaller work functions) across interfaces to materials with lower  $E_F$
- **Part of voltage drop occurs across oxide, rest occurs next to O-S interface**



$\phi_F$  = Fermi potential  
(difference between  $E_F$   
and  $E_i$  in bulk)

$\phi_S$  = surface potential




# Flat-Band Voltage

- Flat-band voltage
  - Built-in potential of MOS system
  - **Flat Band Voltage**:  $V_{FB} = \Phi_m - \Phi_S$
  - Apply this voltage to “**flatten**” energy bands
  - For the MOS system considered on the previous slide, a –ve voltage applied to the metal w.r.t the Si opposes the built-in voltage on the capacitor and tends to reduce the charge stored on the capacitor plates below its equilibrium value
- **Example**
  - P-type substrate:  $q\phi_{Fp} = 0.2 \text{ eV}$ ,  $q\chi_S = 4.05 \text{ eV}$
  - Aluminum gate ( $q\Phi_m = 4.1 \text{ eV}$ )
  - What is flatband voltage?



# MOS Capacitor Operation

- Assume p-type substrate
- Three regions of operation
  - Accumulation ( $V_G < 0$ )
  - Depletion ( $V_G > 0$  but small)
  - Inversion ( $V_G \gg 0$ )





# Accumulation

- **Negative voltage on gate:** attracts holes in substrate towards oxide
- Holes “accumulate” on Si surface (surface is more strongly p-type)
- Electrons pushed deeper into substrate



# Depletion


- ❑ Positive voltage on gate: repels holes in substrate
  - Holes leave behind negatively charged acceptor ions
- ❑ Depletion region forms: devoid of carriers
  - Electric field directed from gate to substrate
- ❑ Bands bend downwards near surface
  - Surface becomes less strongly p-type ( $E_F$  close to  $E_i$ )



# Depletion Region Depth

- Calculate thickness  $x_d$  of depletion region
  - Find charge  $dQ$  in small slice of depletion area

$$dQ = -qN_A dx$$



- Find change in surface potential to displace  $dQ$  by distance  $x_d$  from the surface (Poisson equation):

$$d\phi = -x \frac{dQ}{\epsilon_{Si}}$$

$$d\phi = xqN_A \frac{dx}{\epsilon_{Si}}$$

# Depletion Region Depth (cont.)

- Integrate perpendicular to surface

$$\int_{\phi_F}^{\phi_S} d\phi_S = \int_0^{x_d} \frac{qN_A x}{\epsilon_{Si}} dx$$

$$\phi_S - \phi_F = \frac{qN_A x_d^2}{2\epsilon_{Si}}$$

- Result:

$$x_d = \sqrt{\frac{2\epsilon_{Si} |\phi_S - \phi_F|}{qN_A}}$$

# Depletion Region Charge



- Depletion region charge density
  - Due only to fixed acceptor ions
  - Charge per unit area

$$Q = -qN_A x_d$$

$$Q = -\sqrt{2qN_A \epsilon_{Si} |\phi_S - \phi_F|}$$

# Inversion

- Increase voltage on gate, bands bend more
- Additional minority carriers (electrons) attracted from substrate to surface
  - Forms “inversion layer” of electrons
- Surface becomes n-type






# Inversion

- Definition of inversion
  - Point at which density of electrons on surface = density of holes in bulk
  - Surface potential ( $\phi_S$ ) is same as  $\phi_F$ , but different sign


Remember:

$$q\phi_F = E_F - E_i$$




# MOS Transistor

- Add “source” and “drain” terminals to MOS capacitor
- Transistor types
  - NMOS: p-type substrate, n<sup>+</sup> source/drain
  - PMOS: n-type substrate, p<sup>+</sup> source/drain



# What is a Transistor?

A Switch!



An MOS Transistor

