Prospects for the Development of Digital CMOL Circuits

Konstantin K. Likharev and Dmitri B. Strukov
Stony Brook University
Stony Brook, NY 11794-3800, U.S.A.

1 Currently with Hewlett-Packard Laboratories, Palo Alto, CA 94304-1126, U.S.A.
klikharev@notes.cc.sunysb.edu dmitri.strukov@hp.com

Abstract This is a preliminary analysis of prospects and options for the development of hybrid CMOS/nanoelectronic integrated circuits, in particular those of the “CMOL” variety. We believe that CMOL technology is the most natural (and possibly the only practicable) way to extend the Moore’s Law to the next 10 to 15 years, well beyond the 10-nm frontier.

Index Terms – nanoelectronics, hybrid circuits, digital circuits, nanodevices, crossbar.

I. INTRODUCTION

It is generally accepted now that the exponential (“Moore’s-Law”) progress of semiconductor digital integrated circuits [1] will turn into a crawl some time during the next decade. The most fundamental reason of this anticipated crisis is that the workhorse device of these circuits, the silicon field-effect transistor, requires an accurate lithographic definition of several dimensions including the length and width of its conducting channel. As Si MOSFETs are scaled down, the required accuracy will grow exponentially [2] and will eventually require prohibitively expensive lithographic tools. Candid estimates show [2] that alternative electronic devices would either run into similar fabrication problems, or have lower functionality, or both.

However, recent experimental and theoretical research results (for reviews, see, e.g., Refs. 2-8) indicate at least one plausible means to avoid the impending crisis: the transfer to hybrid semiconductor/nanodevice circuits in which a silicon chip is augmented by a top layer of simple (two-terminal) nanodevices with the functionality of programmable diodes (latching switches). The main idea of this combination is that the two-terminal devices have only one critical dimension (distance between two electrodes) which can be readily controlled, with sub-nanometer precision and without overly expensive equipment, by film thickness.

The work was supported by AFOSR, ARDA/DTO, MARCO via FENA Center, and NSF.

Figure 1a shows the topology which is the main focus of the current research work in this field: similar nanodevices are formed at each crosspoint of a nanowire crossbar. The advantage of this configuration (to our knowledge, first suggested, though in a more complex form, in Ref. 9) is that it does not require alignment between the two nanowire levels, and hence may be fabricated by prospective patterning techniques such as nanoimprint (see, e.g., Ref. 13). This technique has already allowed to demonstrate crossbars with half-pitch \(F_{\text{nano}}\) of 17 nm [10] and 15 nm ([11], see Fig. 1b). This and other advanced patterning technologies, such as EUV-interference [14] and block-copolymer [36] lithographies, may enable scaling of \(F_{\text{nano}}\) down to a few nanometers [8].

Figure 1. Nanowire crossbar with two-terminal crosspoint devices: (a) structure (schematically) and (b) an experimental sample with \(F_{\text{nano}} = 15\) nm [11].
In order to be used effectively, the crossbar needs to be interfaced to the CMOS subsystem in a way which would allow individual access to each crosspoint nanodevice. Several sophisticated techniques based on stochastic doping of semiconductor nanowires had been suggested for this purpose (see Ref. 6 for their critical review); however, the “CMOL” interface [2, 7, 8, 12] seems more general and much easier for the practical implementation. In this approach (Fig. 2) the silicon/nanowire interface is provided by sharp-tip, conical vias (“pins”) distributed all over the circuit area. The main invention here was a rotation of the nanowire crossbar by a certain angle $\alpha$ relative to the rectangular grid of pins (Fig. 2b). A straightforward inspection of this picture makes it evident that this interface allows the CMOS subsystem to contact each and every nanowire and hence address each individual nanodevice.

Even more remarkably, nanoscale alignment of the crossbar with the CMOS stack is not required for high fabrication yield. (This is only true for the advanced version of the interface, suggested in Ref. 12 and shown in Fig. 2). This fact allows for such advanced patterning techniques as nanoimprint [13], EUV interference lithography [14], or block-copolymer lithography [36] to be used for nanowire crossbar fabrication. Indeed, these techniques do not offer layer alignment comparable in accuracy with their resolution. (This is the reason why these methods can hardly be used for further scaling of purely CMOS circuits.) The other necessary components of the CMOL interface, nanometer-sharp pins, have been repeatedly demonstrated in the context of electron field-emission arrays – see, e.g., Ref. 15.

Finally, recently there was a remarkable progress in fabrication of reproducible crosspoint devices with the necessary functionality of “latching switches” (Fig. 3a), notably by Spansion LLC ([16], Fig. 3b) and an IBM-led collaboration [17]. As a result, all major components of CMOL circuits may be considered demonstrated and ready for the beginning of a serious integration work.

On the other hand, recent detailed studies [7, 12] have shown that if the crosspoint devices feature the latching switch functionality, the hybrid circuits may enable (at least) the following applications:

- terabit-scale resistive memories with access time below 100 ns and defect tolerance up to 10% [18],
- FPGA-like reconfigurable logic circuits with the area-by-delay product at least two orders of magnitude lower than that of CMOS FPGAs fabricated with similar design rules and power per unit area [12, 19, 20, 21], and
- mixed-signal neuromorphic networks (“CrossNets”) [22] which may provide unparalleled performance for some information processing tasks [23, 24], and in future may become the first hardware basis for challenging the human cerebral cortex in both density and speed, at manageable power [22].

As a result, experimental demonstration of first CMOL circuits seems an urgent task which may have serious implications for microelectronics. The goal of this report is to discuss the most important challenges on this way and options for meeting them. (We will focus on digital circuits only, because studies of neuromorphic networks, which may eventually become the main application of the hybrid integrated circuits, are still in infancy, and their impact is very hard to evaluate.) In the Section II, we discuss the main new components of CMOL integrated circuits. Based on this discussion, in Sec. III we give a rough estimate for the timeline of the possible progress of CMOL technology and its key applications. Finally, in Sec. IV we present a very brief summary of our conclusions.
II. CMOL COMPONENTS

Table 1 lists the key parameters and metrics of CMOL circuits, and explains our methodology of determining the values of these parameters in our projections.

A. Nanowire crossbars

The very concept of hybrid CMOS/nanodevice circuits is based on the premise of freeing advanced lithographies from the requirement of nanoscale layer alignment (“overlay”) [8]. We believe that this “liberation” may allow the advanced lithographies to progress much faster.

Presently, there are three basic options for the formation of crossbar nanowires: nanoimprint lithography (for a recent review see Ref. 13), EUV interference lithography (see, e.g., Ref. 14), and block-copolymer lithography (see, e.g., Ref. 36). Presently, the former of these techniques is more ready for applications; in particular it has been used for the recent experimental demonstrations of nanowire crossbars [10, 11]. Some results (in particular, the reproducibility of nanometer-scale notches left by the master stamp on several sequential prints) indicate that this technology may be scalable down to ~8-10 nm.

The EUV interference lithography, which does not require masks/stamps, may be more suitable for going beyond the 10-nm frontier, especially taking into account the current industrial effort to develop EUV techniques. Though this effort may never be practicable for the lithography based on masks, due to the prohibitively expensive reflective optics, run-time contamination of optics, low source power, etc., it may pay back nicely in the interference lithography where neither the optics nor special masks are needed. (In this approach, parallel nanowires of each level are formed by transfer of an equal-strip interference pattern of two plane waves of the EUV radiation.)

We see no reasons to think that this method, as well as the block-copolymer lithography [36], could not be extended all the way down to a 3-nm-scale wire width, where CMOL progress may be stopped by a strong growth of wire resistivity $\rho$, due to strong scattering on the nanowire surface and metallic grain boundaries. (Theoretically, the last limitation might be removed by using single-wall carbon nanotubes or other nanowires. However, so far no practical ways of precise placement of prefabricated nanowires on an integrated circuit surface have been developed, or even rationally envisioned, so we do not consider this option.)

B. Crosspoint devices

In essentially all crossbar nanoelectronic circuit architectures developed so far, crosspoint devices are assumed to have the “programmable diode” (a.k.a. “latching switch”) functionality – see Fig. 3a. At low applied voltage, such device operates as a diode, i.e. has a nonlinear monotonic $I$-$V$ curve, but high voltage may switch it from this “ON” state into the virtually nonconductive “OFF” state and back. This means, in particular, that the device may operate as a memory cell storing one bit of information in its internal state.

Several groups have demonstrated devices with this functionality using layers of various material, oxides of several metals, relatively thick organic films both with and without embedded metallic clusters, self-assembled molecular monolayers, and chalcogenide films. (See Ref. 18 for a review of the recent work in this direction, as well as very recent Ref. 17). The excellent reproducibility of the copper oxide devices, demonstrated by Spansion LLC [16], is especially spectacular – see Fig. 3b.

![Fig. 3. Two-terminal, bistable crosspoint devices (“latching switches”): (a) $I$-$V$ curve (schematically), and (b) histogram of ON and OFF currents of CuOx, switches [17].](image-url)
For this parameter, we are using our calculations of the resistivity may be crudely estimated as determined by electron-phonon scattering) and of the segment resistance to “stuck-on-open” faults) which is believed to be dominant at the initial stage of development of this technology. Only in the very recent work [21] we have estimated the effect of other defects, including “stuck-at-closed” faults and nanowire breaks on CMOL FPGA circuits. The extension of this analysis to other CMOL circuits (including digital ASICs and mixed-signal networks) is an urgent research task.

### TABLE 1. CMOL TECHNOLOGY PARAMETERS

<table>
<thead>
<tr>
<th>#</th>
<th>Notation</th>
<th>Parameter</th>
<th>Definition/Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>$F_{\text{CMOS}}$</td>
<td>CMOS wiring half-pitch</td>
<td>As produced by the usual patterning</td>
</tr>
<tr>
<td>2</td>
<td>$F_{\text{nano}}$</td>
<td>Nanowire half-pitch</td>
<td>As produced by advanced patterning</td>
</tr>
<tr>
<td>3</td>
<td>$n$</td>
<td>Crosspoint device (“function”) density</td>
<td>$n = 1/(2F_{\text{nano}})^2$</td>
</tr>
<tr>
<td>4</td>
<td>$\beta_{\text{min}}$</td>
<td>Interface pin mesh size in the units of $2F_{\text{CMOS}}$</td>
<td>See note (a)</td>
</tr>
<tr>
<td>5</td>
<td>$r$</td>
<td>Main topological parameter (integer, Fig. 2a)</td>
<td>$r = \text{ceil} \left\lceil \left( \beta_{\text{min}} F_{\text{CMOS}} / F_{\text{nano}} \right)^2 - 1 \right\rceil \right\rceil$ (b)</td>
</tr>
<tr>
<td>6</td>
<td>$\alpha$</td>
<td>CMOL interface rotation angle (Fig. 2a)</td>
<td>$\alpha = \arctan (1/r)$</td>
</tr>
<tr>
<td>7</td>
<td>$L$</td>
<td>Nanowire segment length (excluding the gap)</td>
<td>$L = 2r^2 F_{\text{nano}} \approx (2\beta F_{\text{CMOS}})^2 / 2 F_{\text{nano}}$ (c)</td>
</tr>
<tr>
<td>8</td>
<td>$N$</td>
<td>Number of crosspoint nanodevices per segment</td>
<td>$N = r^2 = L / 2 F_{\text{nano}}$ (d)</td>
</tr>
<tr>
<td>9</td>
<td>$\rho$</td>
<td>Nanowire resistivity</td>
<td>Affected by nanowire width $F_{\text{nano}}$ (e)</td>
</tr>
<tr>
<td>10</td>
<td>$R_W$</td>
<td>Nanowire segment resistance</td>
<td>$R_W = \rho_{\text{eff}} L / \left( F_{\text{nano}} \right)^2$</td>
</tr>
<tr>
<td>11</td>
<td>$C_0$</td>
<td>Nanowire capacitance per unit length</td>
<td>See note (f)</td>
</tr>
<tr>
<td>12</td>
<td>$C_W$</td>
<td>Nanowire segment capacitance</td>
<td>$C_W = C_0 L$</td>
</tr>
<tr>
<td>13</td>
<td>$V_{\text{DD}}$</td>
<td>Power supply voltage</td>
<td>For logic circuits, optimized value [19]</td>
</tr>
<tr>
<td>14</td>
<td>$P_0$</td>
<td>Average power per unit area</td>
<td>Including static and dynamic power</td>
</tr>
<tr>
<td>15</td>
<td>$f$</td>
<td>CMOL clock frequency scale</td>
<td>$f = 4 P_0 (\beta F_{\text{CMOS}})^2 (V_{\text{DD}})^2 C_0 L$ (g)</td>
</tr>
<tr>
<td>16</td>
<td>$q$</td>
<td>Bad nanodevice fraction</td>
<td>Affects fabrication yield (h)</td>
</tr>
</tbody>
</table>

(a) $2\beta F_{\text{CMOS}}$ (see Fig. 2a) is the distance between adjacent interface pins leading to one layer of crossbar nanowires, and is essentially the linear size of the smallest useful CMOS cell serving one input and one output nanowire fragments. For a CMOL memory cell, $\beta_{\text{min}}$ has been estimated as 1.6 [18]. However, in the estimates below we will accept a more conservative value $\beta_{\text{min}} = 4$, reflecting the fact that the back-end (top layer) wiring in CMOS circuits is substantially more crude that that their front end (lower layers) for which $F_{\text{CMOS}}$ is traditionally cited.

(b) Integer $r$ defines the CMOL interface tilt angle $\alpha = \arctan (1/r)$ - see Fig. 2. For each given $F_{\text{CMOS}} / F_{\text{nano}}$ ratio, it should be determined as the smallest integer satisfying the requirement since $s = (1 + r^2)^{1/2} > F_{\text{nano}} / \beta_{\text{min}} F_{\text{CMOS}}$. For relatively large values of the $F_{\text{CMOS}} / F_{\text{nano}}$ ratio, $r \approx 1 / \alpha \approx \beta_{\text{min}} F_{\text{CMOS}} / F_{\text{nano}}$.

(c) Interface pins going to the top crossbar level, intentionally interrupt the lower level nanowires – see Fig. 2. Thus the latter wires are naturally divided into segments of length $L$, but they (as well as the top layer wires) may certainly be partitioned into smaller segments if necessary.

(d) $N$ is an important parameter because it shows how many crosspoint devices are connected to one interface pin of a CMOS cell. Since each device leads to another pin, $N$ may be also understood as the natural connectivity of CMOS cells.

(e) The resistivity may be crudely estimated as $\rho_{\text{eff}} \approx \rho_{\text{ph}} (1 + L_{\text{ph}} / F_{\text{nano}})$, where $\rho_{\text{ph}}$ is the table value for the metal resistivity (determined by electron-phonon scattering) and $L_{\text{ph}}$ is the corresponding mean free path of an electron – for good metals of the order of 30 nm. The exact value of $\rho_{\text{ph}}$ not very important, because estimates show that for good metals the nanowire segment resistance $R_W$ (see line 10 of the Table) is substantially lower than the minimum, power-determined values $R_{\text{ON}}$ of the crosspoint devices. On the other hand, the condition $R_W < R_{\text{ON}}$ essentially forbids the use of semiconductor or molecular nanowires in these circuits.

(f) For this parameter, we are using our calculations of $C_0$ as a function of $F_{\text{nano}}$ and the interlayer spacing $t$ - see Fig. 13 of Ref. 19 – assuming $t$ to be equal to 4 nm, and the dielectric constant of the insulator to be 3.9 (SiO$_2$). The use of low-$\kappa$ dielectrics would decrease $C_0$ (and hence increase the circuit speed) correspondingly.

(g) This expression results from the requirement for the static power (per unit area) of open crosspoint devices (which is the dominating component in the CMOL power budget [19, 20]), not to exceed $P_0$ (see line 14). The average number of open crosspoint devices per unit area may be estimated as $\left\lceil (i/2) (2\beta F_{\text{CMOS}})^2 \right\rceil$, where $i$ is the average CMOL gate fan-in, and the power in open device as $(V_{\text{DD}})^2 / R_{\text{ON}}$. After $R_{\text{ON}}$ has been found from the above requirement, $f$ may be estimated as $1/2 d (R_{\text{ON}} / (C_0 L))$, where $d$ is the logic pipeline depth, of the order of 10 for most circuits. The result is independent of $i$.

(h) So far, the most detailed evaluations of CMOL circuit defect tolerance have been carried for just one defect type (equivalent to “stuck-on-open” faults) which is believed to be dominant at the initial stage of development of this technology. Only in the very recent work [21] we have estimated the effect of other defects, including “stuck-at-closed” faults and nanowire breaks on CMOL FPGA circuits. The extension of this analysis to other CMOL circuits (including digital ASICs and mixed-signal networks) is an urgent research task.

---

Notation:
- $F_{\text{CMOS}}$: CMOS wiring half-pitch
- $F_{\text{nano}}$: Nanowire half-pitch
- $\beta_{\text{min}}$: Interface pin mesh size in the units of $2F_{\text{CMOS}}$
- $r$: Main topological parameter (integer, Fig. 2a)
- $\alpha$: CMOL interface rotation angle (Fig. 2a)
- $L$: Nanowire segment length (excluding the gap)
- $N$: Number of crosspoint nanodevices per segment
- $\rho$: Nanowire resistivity
- $R_W$: Nanowire segment resistance
- $C_0$: Nanowire capacitance per unit length
- $C_W$: Nanowire segment capacitance
- $V_{\text{DD}}$: Power supply voltage
- $P_0$: Average power per unit area
- $f$: CMOL clock frequency scale
- $q$: Bad nanodevice fraction

Comments:
- $F_{\text{CMOS}}$: Assuming $t = 4$ nm and $\kappa = 3.9$ (SiO$_2$)
- $R_{\text{ON}}$: Power-determined values
- $R_W$: Power-determined values
- $C_0$: Use of low-$\kappa$ dielectrics
- $f$: Independent of $i$
- $q$: Defect type for CMOL circuit defect tolerance
For most of these devices, the bistability (memory) mechanism is not yet clear. For the currently most reproducible metal-oxide devices [16] it is probably a combination of electron trapping in localized states and high-field-induced ion drift. The basic drawback of devices based on any of these mechanisms is that most of ON current is apparently transferred through percolation trajectories formed by electron hopping between quasi-localized electron states. In order the current density to be reasonable (not too high), distance between such localized states cannot be much smaller than $\sim 3$ nm. In order to be statistically reproducible, the device should have a large number of the states. This is why the extension of the excellent reproducibility demonstrated for crosspoint devices with $F_{\text{nano}} > 100$ nm (as in Ref. 16) to cells with $F_{\text{nano}} < 10$ nm may present a major challenge.

This problem may be addressed, among other ways, using uniform self-assembled monolayers (SAM) of specially designed molecules [7, 25] implementing single-electron latching switches [26]. (Metal-based, low-temperature prototypes of such switches, with multi-hour retention times, have been demonstrated experimentally [27]. However, so far molecular implementations have been only demonstrated – see, e.g. Refs. [28, 29] - for the main components of these devices, single-electron transistors.) A major challenge on this way is the reproducibility of the interface between the monolayer and the second (top) metallic electrode, because of the trend of the metallic atoms to diffuse inside the monolayer during the electrode deposition [30]. Recent very encouraging results towards the solution of this problem have been obtained using an intermediate layer of a conducting photoresist [31].

This is why we believe that the first generations of CMOL circuits will be based on metal-oxide junctions, but that by the time (Year 2015 or so) when $F_{\text{nano}}$ will be scaled down to $\sim 10$ nm, the junctions will be replaced with either single-electron-latch-based SAM devices, or other devices (e.g., ones based on phase change in chalcogenide materials [17]).

C. Interface pins

This is probably the simplest part of CMOL circuitry, but still requires some work. Indeed, the demonstrated conical points with few-nm-sharp pins (see, e.g., Ref. 15) have been based on highly doped silicon or other semiconductors. Since in CMOL the pins have to be implemented on the back end of the CMOS subsystem fabrication flow, using high-quality silicon may be difficult because of the necessity to use low-temperature processes. (High temperature would damage the lower layers of metallic wiring.) Hence it would be beneficial to use metallic rather than silicon pins.

III. ANTICIPATED DEVELOPMENT TIMELINE

Based on the arguments of the previous section, we can make a (subjective) prediction of the possible development of CMOL fabrication technology - see Table 2. Following the ITRS [1], we are presenting the results separately for two time periods:

- the “near-term” years (2008-2013) may be considered as the initial stage of CMOL technology development, at which this technology will need to coexist with CMOS, and

- the “long-term” years (2013-2028) present the anticipated mature age of CMOL technology when it has taken over the traditional silicon (CMOS) technology for most digital IC applications.

Plugging the CMOL parameter estimates made in the last section into the results of theoretical analyses [12, 18-24] of CMOL circuits crafted for their main digital applications, one arrives at the estimates shown in Table 3.

IV. DISCUSSION

The estimates listed in Table 3 indicate that the CMOL technology may enable the extension of the exponential progress of microelectronics well beyond the “red brick wall”, postponing the Moore’s Law demise, crudely, from Year 2013 to Year 2028 or so. Note that these estimates do not take into account possible substantial reserves of that technology, in particular:

- possible CMOL circuits using crosspoint devices with negative differential resistance (NDR). According to the recent calculations [33], this effect should take place in virtually all molecular single-electron transistors which can withstand source-drain voltages of the order 1 – 2 volts. This effect may allow signal restoration in the nano subsystem, without diving to CMOS at each logic step, and increase the circuit density significantly.

- two-chip (“3D”) CMOL circuits [34, 35] which can at least double the circuit density [34], reduce power consumption and time delays [35], and also simplify the interface fabrication.

In the view of the very early state of the CMOL technology development, one could wonder whether the whole “roadmap” analysis, whose results are presented in Tables 2 and 3, had been premature. We believe that though there is no guarantee that the timeline presented in these tables will be followed in practice very closely (just like there is no such
<table>
<thead>
<tr>
<th>Parameters (units)</th>
<th>2009</th>
<th>2010</th>
<th>2011</th>
<th>2012</th>
<th>2013</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>Half-pitch $F_{\text{CMOS}}$ (nm)</td>
<td>50</td>
<td>45</td>
<td>40</td>
<td>36</td>
<td>32</td>
<td>Follows ITRS until 2013&lt;sup&gt;(a)&lt;/sup&gt;</td>
</tr>
<tr>
<td>Half-pitch $F_{\text{nano}}$ (nm)</td>
<td>20&lt;sup&gt;(b)&lt;/sup&gt;</td>
<td>18</td>
<td>16</td>
<td>14</td>
<td>12</td>
<td>Mostly nanoimprint + MO$_x$ devices</td>
</tr>
<tr>
<td>Nanodevice density $n$ (Giga/cm$^2$)</td>
<td>63</td>
<td>77</td>
<td>98</td>
<td>128</td>
<td>174</td>
<td>Grows fast</td>
</tr>
<tr>
<td>Parameter $r$</td>
<td>10</td>
<td>10</td>
<td>10</td>
<td>11</td>
<td>11</td>
<td>Barely changes</td>
</tr>
<tr>
<td>Connectivity $N$</td>
<td>100</td>
<td>100</td>
<td>100</td>
<td>121</td>
<td>121</td>
<td>Barely changes</td>
</tr>
<tr>
<td>Interface rotation angle $\alpha$ (°)</td>
<td>5.7</td>
<td>5.7</td>
<td>5.7</td>
<td>5.2</td>
<td>5.2</td>
<td>Barely changes</td>
</tr>
<tr>
<td>Nanowire segment length $L$ (μm)</td>
<td>4.0</td>
<td>3.6</td>
<td>3.2</td>
<td>2.8</td>
<td>3.0</td>
<td>Decreases slowly</td>
</tr>
<tr>
<td>Power supply voltage $V_{\text{DD}}$ (V)</td>
<td>0.3</td>
<td>0.3</td>
<td>0.3</td>
<td>0.3</td>
<td>0.3</td>
<td>Almost constant</td>
</tr>
<tr>
<td>Maximum power $P$ (W/cm$^2$)</td>
<td>200</td>
<td>200</td>
<td>200</td>
<td>200</td>
<td>200</td>
<td>Constant</td>
</tr>
<tr>
<td>CMOL clock speed scale (GHz)</td>
<td>1.4</td>
<td>1.3</td>
<td>1.1</td>
<td>0.9</td>
<td>0.8</td>
<td>CMOL circuits are not too fast!&lt;sup&gt;(d)&lt;/sup&gt;</td>
</tr>
<tr>
<td>Defect fraction $q$ (%)</td>
<td>20</td>
<td>15</td>
<td>10</td>
<td>7</td>
<td>5</td>
<td>Improves fast&lt;sup&gt;(e)&lt;/sup&gt;</td>
</tr>
</tbody>
</table>

### TABLE 2b. CMOL CIRCUIT PARAMETERS: LONG-TERM PROSPECTS

<table>
<thead>
<tr>
<th>Parameters (units)</th>
<th>2016</th>
<th>2019</th>
<th>2022</th>
<th>2025</th>
<th>2028</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>Half-pitch $F_{\text{CMOS}}$ (nm)</td>
<td>30</td>
<td>28</td>
<td>26</td>
<td>24</td>
<td>22</td>
<td>Decreases very slowly&lt;sup&gt;(a)&lt;/sup&gt;</td>
</tr>
<tr>
<td>Half-pitch $F_{\text{nano}}$ (nm)</td>
<td>10</td>
<td>6</td>
<td>4</td>
<td>3.5</td>
<td>3</td>
<td>Mostly EUV IL + SAM devices</td>
</tr>
<tr>
<td>Nanodevice density $n$ (Tera/cm$^2$)</td>
<td>0.25</td>
<td>0.70</td>
<td>1.0</td>
<td>2.0</td>
<td>2.8</td>
<td>Unprecedented density reached</td>
</tr>
<tr>
<td>Parameter $r$</td>
<td>12</td>
<td>19</td>
<td>26</td>
<td>28</td>
<td>30</td>
<td>Increases substantially</td>
</tr>
<tr>
<td>Connectivity $N$</td>
<td>144</td>
<td>361</td>
<td>676</td>
<td>784</td>
<td>900</td>
<td>Increases fast</td>
</tr>
<tr>
<td>Interface rotation angle $\alpha$ (°)</td>
<td>4.8</td>
<td>3.0</td>
<td>2.2</td>
<td>2.0</td>
<td>1.9</td>
<td>Decreases</td>
</tr>
<tr>
<td>Nanowire segment length $L$ (μm)</td>
<td>2.8</td>
<td>4.3</td>
<td>5.4</td>
<td>5.4</td>
<td>5.4</td>
<td>Increases slowly</td>
</tr>
<tr>
<td>Power supply voltage $V_{\text{DD}}$ (V)</td>
<td>0.3</td>
<td>0.3</td>
<td>0.3</td>
<td>0.3</td>
<td>0.3</td>
<td>Almost constant</td>
</tr>
<tr>
<td>Maximum power $P$ (W/cm$^2$)</td>
<td>200</td>
<td>200</td>
<td>200</td>
<td>200</td>
<td>200</td>
<td>Constant&lt;sup&gt;(c)&lt;/sup&gt;</td>
</tr>
<tr>
<td>CMOL clock speed scale (GHz)</td>
<td>0.7</td>
<td>0.4</td>
<td>0.3</td>
<td>0.2</td>
<td>0.2</td>
<td>Slower still&lt;sup&gt;(d)&lt;/sup&gt;</td>
</tr>
<tr>
<td>Defect fraction $q$ (%)</td>
<td>3</td>
<td>1</td>
<td>0.3</td>
<td>0.1</td>
<td>0.03</td>
<td>Improves slower&lt;sup&gt;(e)&lt;/sup&gt;</td>
</tr>
</tbody>
</table>

<sup>(a)</sup> We believe that the ITRS [1] gives reasonable predictions for $F_{\text{CMOS}}$ scaling during near-term years, all the way to the 32-nm technology node, but not for the long-term years when the skyrocketing fabrication facilities cost will prevent the further minimum feature shrinkage. (Actually, the ITRS documents acknowledge that there are no “known solutions” for that period.) As a result, we assume that the further progress will continue at a much slower pace.

<sup>(b)</sup> Though single samples of crossbars with $F_{\text{nano}}$ down to 15 nm have been already demonstrated experimentally [10, 11], their reproducibility still has to be improved substantially for the industrial introduction. This is why we will assume a more conservative starting point: $F_{\text{nano}}$= 20 nm in Year 2008.

<sup>(c)</sup> For $P$, we are using the ITRS prediction [1] for high-performance ICs.

<sup>(d)</sup> A certain decrease in speed is more than compensated by the circuit density growth. There could be several ways, still unexplored quantitatively, to increase the speed even further. One of them is additional partitioning of the nanowire fragments when parameter $N$ becomes larger than that necessary for the useful cell connectivity. Such partitioning will cut the nanowire capacitance and hence increase its recharging speed.

<sup>(e)</sup> We assume a very conservative pace of the device defect reduction. (Such pace factors in the necessity, discussed in Sec. 3, of the transfer from metal-oxide crosspoint devices to SAM-based or phase-change-based devices by the end of the first time period.) In the light of the very high defect tolerance of CMOL circuits [18-24], this slow pace does not hinder the anticipated CMOL progress too much.
Of course, bringing the CMOL technology to reality will take a very substantial R&D effort. In our view, the most urgent tasks of this work include:

- experimental demonstration of metallic interface pins and prototype CMOL interfaces, which may accelerate the acceptance of the CMOL concept by electronics industry;
- progress of advanced patterning techniques, notably including nanoimprint, EUV interference lithography, and block copolymer lithography, liberated from the nanoscale alignment requirement,
order to improve their resolution beyond the 10-nm frontier,  
- development of high-yield fabrication techniques  
for sub-10-nm crosspoint nanodevices, for example  
those based on self-assembled monolayers of  
molecules implementing single-electron latching  

switches.

ACKNOWLEDGMENTS

Useful discussions with many colleagues, most  
naturally (in the alphabetical order) J. Barhen, S. Das,  
D. Chen, A. DeHon, D. Hammerstrom, R. Karri, R.  
Kiehl, P. Kuekes, J. H. Lee, J. Li, X. Liu, J. Lukens, X.  
Ma, A. Mayr, C. A. Moritz, V. Patel, M. Reed, D.  
Resnick, N. Simonian, G. Snider, S. V. Sreenivasan,  
M. Stan, Z. Tan, D. Tennant, J. Tour, W. Wang, R. S.  
Williams, T. Zhang, and N. Zhitenev, are gratefully  
acknowledged.

REFERENCES

Update, available online at http://public.itrs.net/
(eds.) Nano and Giga Challenges in Microelectronics, Elsevier,  
2003, pp. 27-68.
interconnect to circuits and architecture”, Proc. IEEE, vol. 91,  
digital circuits: Devices, architectures, and design automation”,  
2005.
and architectures”, in: G. Cuniberti et al. (eds.) Introducing  
the alignment accuracy burden”, accepted for publication in J.  
computer architecture: Opportunities for nanotechnology”,  
[10] G.-Y. Jung et al. “Circuit fabrication at 17 nm half-pitch by  
nanoimprint lithography”, Nano Letters, vol. 6, pp. 351-354,  
patterned at 1011 bits per square centimetre”, Nature, vol. 445,  
for hybrid CMOS/nanodevice circuits”, in: Proc.  
2006.